A built-in self-testable bit-slice processor / Ibrahim Abubakr M.

Détails bibliographiques
Auteur principal:	Abubakr M., Ibrahim
Format:	Thèse
Publié:	1995
Sujets:	TK Electrical engineering. Electronics Nuclear engineering

Documents similaires

Verilog design of input/output processor with built-in-self-test
par: Goh, Keng Hoo
Publié: (2007)

Multi-core 16-bit CPUs for PLC processor
par: Gan, Chi Qian
Publié: (2022)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
par: Ang, Kim Chuan
Publié: (2010)

Design for testability method at register transfer level
par: Paraman, Norlina
Publié: (2016)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
par: Marsono, Muhammad Nadzir
Publié: (2001)

Verilog design of a 256-bit AES crypto processor core
par: Lai, Yit Pin
Publié: (2007)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
par: Abdul Rahman, Abdul Aziz
Publié: (2003)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
par: Cheng, Chen Kong
Publié: (2009)

A parallel built-in self-test design for photon counting array
par: Png, Ricky Keh Jing
Publié: (2022)

Modified pattern generator of built-in self test for sequential circuits with reduced test time
par: Muhamad Amin, Muhamad Ridzuan Radin
Publié: (2011)

Spectrum slicing of a broadband light source
par: Mohamed Shabeer, Mohamed Shabeer
Publié: (2006)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
par: CH’NG , MING ZONG
Publié: (2017)

The role of playground games in the syntactic development in Sudanese children / Abubakr Abdalgadir Mohammed Abdalla
par: Mohammed Abdalla, Abubakr Abdalgadir
Publié: (2012)

ARM processor emulator
par: Mohd. Hashim, Mohamad Hasruzairin
Publié: (2015)

An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
par: Ng, Kok Heng
Publié: (2022)

Implementation of barrel shifter and multiplier for the DLX processor
par: Goh, Teng Sun
Publié: (2008)

Implementation of embedded in-circuit emulator for DLX processor
par: Bee Wooi, Khaw
Publié: (2008)

A VLSI computing structure array processor
par: Loh, Sun Meng
Publié: (1993)

Stream processor architecture – streaming memory system
par: Ngo, Wai Loon
Publié: (2015)

Development of a new arm processor evaluation board
par: Murugesu, Ganesan V.
Publié: (2009)

Design of the streaming processor architecture for microkernel controller and ALU
par: Anuar, Nuhairi
Publié: (2015)

Instruction set simulator development for altera NIOS 2 processor
par: Teh, Fu Sun Ivan
Publié: (2008)

An FPGA implementation of RSA processor core for public-key cryptosystem
par: Tan, Siang Lin
Publié: (2001)

Block-based neural network mapping on graphics processor unit
par: Ong, Chin Tong
Publié: (2015)

The use of convolutional coding to reduce bit error rate in CDMA
par: Mohamad Noor, Norhayati
Publié: (2001)

Fast fourier transform module for implementation in Nios II embedded processor
par: Ahmed, Hisham Azhari
Publié: (2008)

RTL design of SHA-512 processor core for secure message hashing
par: Chua, Lee Ping
Publié: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
par: Hew, Kean Yung
Publié: (2008)

FPGA-based design of a math co-processor for the Amir CPU
par: Tan, Arthur Foo Yen
Publié: (2020)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
par: Chew, Yen Wen
Publié: (2015)

Low cost loosely coupled parallel processing system using standard processor
par: Awang Ahmad, Zahari
Publié: (2009)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
par: Rajah, Avinash
Publié: (2005)

Design of a lan interfacing module for a softcore processor AMIR CPU
par: Lim, Hui Teng
Publié: (2020)

The RTL design of 32-bit RISC processor using verilog HDL
par: Manab, Hafizul Hasni
Publié: (2012)

Bit error rate performance analysis for next generation mobile communication systems
par: Ahmed, Alaaeldin Bashir
Publié: (2008)

Bit error performance of multicarrier DPSK modulation for Rayleigh fading radio channels
par: Er , Yong Hwa
Publié: (2004)

Design and construction of GMSK bit error rate measurement system for PCN applications
par: Syed Yusof, Sharifah Kamilah
Publié: (1994)

VHDL modelling and asic design of a shortest-path processor core for network routing
par: Teoh, Giap Seng
Publié: (2003)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
par: Noor Azam, Ahmad Faiz
Publié: (2015)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
par: Ismail, Mohd. Izuan
Publié: (2006)

Cannot write session to /tmp/vufind_sessions/sess_k0cqeiatbdtgmgcv12lis4j1mq