A built-in self-testable bit-slice processor / Ibrahim Abubakr M.
| मुख्य लेखक: | Abubakr M., Ibrahim |
|---|---|
| स्वरूप: | थीसिस |
| प्रकाशित: |
1995
|
| विषय: |
समान संसाधन
Verilog design of input/output processor with built-in-self-test
द्वारा: Goh, Keng Hoo
प्रकाशित: (2007)
द्वारा: Goh, Keng Hoo
प्रकाशित: (2007)
Multi-core 16-bit CPUs for PLC processor
द्वारा: Gan, Chi Qian
प्रकाशित: (2022)
द्वारा: Gan, Chi Qian
प्रकाशित: (2022)
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
द्वारा: Ang, Kim Chuan
प्रकाशित: (2010)
द्वारा: Ang, Kim Chuan
प्रकाशित: (2010)
Design for testability method at register transfer level
द्वारा: Paraman, Norlina
प्रकाशित: (2016)
द्वारा: Paraman, Norlina
प्रकाशित: (2016)
VHDL design of A 32-Bit RISC processor core for FPGA implementation
द्वारा: Marsono, Muhammad Nadzir
प्रकाशित: (2001)
द्वारा: Marsono, Muhammad Nadzir
प्रकाशित: (2001)
Verilog design of a 256-bit AES crypto processor core
द्वारा: Lai, Yit Pin
प्रकाशित: (2007)
द्वारा: Lai, Yit Pin
प्रकाशित: (2007)
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
द्वारा: Abdul Rahman, Abdul Aziz
प्रकाशित: (2003)
द्वारा: Abdul Rahman, Abdul Aziz
प्रकाशित: (2003)
System-on-chip (SoC) testing using adhoc high-level design for-testability method
द्वारा: Cheng, Chen Kong
प्रकाशित: (2009)
द्वारा: Cheng, Chen Kong
प्रकाशित: (2009)
A parallel built-in self-test design for photon counting array
द्वारा: Png, Ricky Keh Jing
प्रकाशित: (2022)
द्वारा: Png, Ricky Keh Jing
प्रकाशित: (2022)
Modified pattern generator of built-in self test for sequential circuits with reduced test time
द्वारा: Muhamad Amin, Muhamad Ridzuan Radin
प्रकाशित: (2011)
द्वारा: Muhamad Amin, Muhamad Ridzuan Radin
प्रकाशित: (2011)
Spectrum slicing of a broadband light source
द्वारा: Mohamed Shabeer, Mohamed Shabeer
प्रकाशित: (2006)
द्वारा: Mohamed Shabeer, Mohamed Shabeer
प्रकाशित: (2006)
Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
द्वारा: CH’NG , MING ZONG
प्रकाशित: (2017)
द्वारा: CH’NG , MING ZONG
प्रकाशित: (2017)
The role of playground games in the syntactic development in Sudanese children / Abubakr Abdalgadir Mohammed Abdalla
द्वारा: Mohammed Abdalla, Abubakr Abdalgadir
प्रकाशित: (2012)
द्वारा: Mohammed Abdalla, Abubakr Abdalgadir
प्रकाशित: (2012)
ARM processor emulator
द्वारा: Mohd. Hashim, Mohamad Hasruzairin
प्रकाशित: (2015)
द्वारा: Mohd. Hashim, Mohamad Hasruzairin
प्रकाशित: (2015)
An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
द्वारा: Ng, Kok Heng
प्रकाशित: (2022)
द्वारा: Ng, Kok Heng
प्रकाशित: (2022)
Implementation of barrel shifter and multiplier for the DLX processor
द्वारा: Goh, Teng Sun
प्रकाशित: (2008)
द्वारा: Goh, Teng Sun
प्रकाशित: (2008)
Implementation of embedded in-circuit emulator for DLX processor
द्वारा: Bee Wooi, Khaw
प्रकाशित: (2008)
द्वारा: Bee Wooi, Khaw
प्रकाशित: (2008)
A VLSI computing structure array processor
द्वारा: Loh, Sun Meng
प्रकाशित: (1993)
द्वारा: Loh, Sun Meng
प्रकाशित: (1993)
Stream processor architecture – streaming memory system
द्वारा: Ngo, Wai Loon
प्रकाशित: (2015)
द्वारा: Ngo, Wai Loon
प्रकाशित: (2015)
Development of a new arm processor evaluation board
द्वारा: Murugesu, Ganesan V.
प्रकाशित: (2009)
द्वारा: Murugesu, Ganesan V.
प्रकाशित: (2009)
Design of the streaming processor architecture for microkernel controller and ALU
द्वारा: Anuar, Nuhairi
प्रकाशित: (2015)
द्वारा: Anuar, Nuhairi
प्रकाशित: (2015)
Instruction set simulator development for altera NIOS 2 processor
द्वारा: Teh, Fu Sun Ivan
प्रकाशित: (2008)
द्वारा: Teh, Fu Sun Ivan
प्रकाशित: (2008)
An FPGA implementation of RSA processor core for public-key cryptosystem
द्वारा: Tan, Siang Lin
प्रकाशित: (2001)
द्वारा: Tan, Siang Lin
प्रकाशित: (2001)
Block-based neural network mapping on graphics processor unit
द्वारा: Ong, Chin Tong
प्रकाशित: (2015)
द्वारा: Ong, Chin Tong
प्रकाशित: (2015)
The use of convolutional coding to reduce bit error rate in CDMA
द्वारा: Mohamad Noor, Norhayati
प्रकाशित: (2001)
द्वारा: Mohamad Noor, Norhayati
प्रकाशित: (2001)
Fast fourier transform module for implementation in Nios II embedded processor
द्वारा: Ahmed, Hisham Azhari
प्रकाशित: (2008)
द्वारा: Ahmed, Hisham Azhari
प्रकाशित: (2008)
RTL design of SHA-512 processor core for secure message hashing
द्वारा: Chua, Lee Ping
प्रकाशित: (2008)
द्वारा: Chua, Lee Ping
प्रकाशित: (2008)
Verilog design of bist on AES256 processor core with FPGA implementation
द्वारा: Hew, Kean Yung
प्रकाशित: (2008)
द्वारा: Hew, Kean Yung
प्रकाशित: (2008)
FPGA-based design of a math co-processor for the Amir CPU
द्वारा: Tan, Arthur Foo Yen
प्रकाशित: (2020)
द्वारा: Tan, Arthur Foo Yen
प्रकाशित: (2020)
8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
द्वारा: Chew, Yen Wen
प्रकाशित: (2015)
द्वारा: Chew, Yen Wen
प्रकाशित: (2015)
Low cost loosely coupled parallel processing system using standard processor
द्वारा: Awang Ahmad, Zahari
प्रकाशित: (2009)
द्वारा: Awang Ahmad, Zahari
प्रकाशित: (2009)
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
द्वारा: Rajah, Avinash
प्रकाशित: (2005)
द्वारा: Rajah, Avinash
प्रकाशित: (2005)
Design of a lan interfacing module for a softcore processor AMIR CPU
द्वारा: Lim, Hui Teng
प्रकाशित: (2020)
द्वारा: Lim, Hui Teng
प्रकाशित: (2020)
The RTL design of 32-bit RISC processor using verilog HDL
द्वारा: Manab, Hafizul Hasni
प्रकाशित: (2012)
द्वारा: Manab, Hafizul Hasni
प्रकाशित: (2012)
Bit error rate performance analysis for next generation mobile communication systems
द्वारा: Ahmed, Alaaeldin Bashir
प्रकाशित: (2008)
द्वारा: Ahmed, Alaaeldin Bashir
प्रकाशित: (2008)
Bit error performance of multicarrier DPSK modulation for Rayleigh fading radio channels
द्वारा: Er , Yong Hwa
प्रकाशित: (2004)
द्वारा: Er , Yong Hwa
प्रकाशित: (2004)
Design and construction of GMSK bit error rate measurement system for PCN applications
द्वारा: Syed Yusof, Sharifah Kamilah
प्रकाशित: (1994)
द्वारा: Syed Yusof, Sharifah Kamilah
प्रकाशित: (1994)
VHDL modelling and asic design of a shortest-path processor core for network routing
द्वारा: Teoh, Giap Seng
प्रकाशित: (2003)
द्वारा: Teoh, Giap Seng
प्रकाशित: (2003)
Implementation of direct torque control of brushless DC motor utilizing digital signal processor
द्वारा: Noor Azam, Ahmad Faiz
प्रकाशित: (2015)
द्वारा: Noor Azam, Ahmad Faiz
प्रकाशित: (2015)
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
द्वारा: Ismail, Mohd. Izuan
प्रकाशित: (2006)
द्वारा: Ismail, Mohd. Izuan
प्रकाशित: (2006)
समान संसाधन
-
Verilog design of input/output processor with built-in-self-test
द्वारा: Goh, Keng Hoo
प्रकाशित: (2007) -
Multi-core 16-bit CPUs for PLC processor
द्वारा: Gan, Chi Qian
प्रकाशित: (2022) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
द्वारा: Ang, Kim Chuan
प्रकाशित: (2010) -
Design for testability method at register transfer level
द्वारा: Paraman, Norlina
प्रकाशित: (2016) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
द्वारा: Marsono, Muhammad Nadzir
प्रकाशित: (2001)