Text this: Method For Validating The Integrity Of Clock Network Signal In Fpga Device