Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors

The recent technology in the world of microprocessor is blended with complex chips that incorporate multiple processors dedicated for specific computational needs. Therefore, in any shared memory system, an arbitration technique plays an important role to allocate access to the shared resource...

書誌詳細
第一著者:	Akhtar, Mohammad Nishat
フォーマット:	学位論文
言語:	英語
出版事項:	2013
主題:	TK1-9971 Electrical engineering. Electronics. Nuclear engineering
オンライン･アクセス:	http://eprints.usm.my/45133/

類似資料

FPGA-based design of a math co-processor for the Amir CPU
著者:: Tan, Arthur Foo Yen
出版事項: (2020)

Design of a lan interfacing module for a softcore processor AMIR CPU
著者:: Lim, Hui Teng
出版事項: (2020)

Reliability modeling of dynamic thermal management in multicore processor
著者:: Pour, Somayeh Rahimi
出版事項: (2018)

Scalable multicore design for test interface design
著者:: Chong, Shi Hou
出版事項: (2007)

Heat transfer simulation of CPU with respect to heat geometry components / Wan Fathiah Abdul Mulok
著者:: Abdul Mulok, Wan Fathiah
出版事項: (2009)

Maximum Power Point Tracking Using Llc Resonant Converter For Pv Power Systems
著者:: Tan, Adrian Soon Theam
出版事項: (2016)

Instruction set simulator development for altera NIOS 2 processor
著者:: Teh, Fu Sun Ivan
出版事項: (2008)

Cpu Usage Pattern Discovery Using Suffix Tree For Computational Resource Advisory System
著者:: Ooi, Boon Yaik
出版事項: (2006)

An Intelligent Classification System For Aggregate Based On Image Processing And Neural Network
著者:: Al-Batah, Mohammad Subhi Mohammad
出版事項: (2009)

Design And Simulation Of High Linearity And Stability Operational Amplifier Circuitry For Amperometric Sensor
著者:: Shin Shin, Angie Lee
出版事項: (2017)

GCC toolchain's c compiler wrapper for the Amir CPU assembly language
著者:: Ee, Eline Bee Ling
出版事項: (2020)

Design of the streaming processor architecture for microkernel controller and ALU
著者:: Anuar, Nuhairi
出版事項: (2015)

A simulation of multiple peaks maximum power point tracking for photovoltaic system
著者:: Kamarzaman, Nur Atharah
出版事項: (2013)

Verilog design of input/output processor with built-in-self-test
著者:: Goh, Keng Hoo
出版事項: (2007)

A Hybrid Intelligent System For Data Analysis And Visualization.
著者:: Wang, Shir Li
出版事項: (2007)

Automated Intelligent Real-Time System For Aggregate Classification
著者:: Md Sani, Zamani
出版事項: (2009)

Development Of Intelligent Classifier And Estimator For Tualang Honey Purity
著者:: Subari, Norazian
出版事項: (2014)

Program control instruction class of x86 instruction set architecture compatible CPU
著者:: Ng, Teik Huat
出版事項: (2014)

Design And Simulation Of Cmos-Based Bandgap Reference Voltage With Compensation Circuit Using 0.18 Μm Process Technology
著者:: Chan, Mun kit
出版事項: (2017)

Modified adaptive perturb and observe maximum power point tracking algorithm for higher effiency in photovoltaic system
著者:: Ahmed, Jubaer
出版事項: (2016)

Fuzzy Model-Reference Adaptive Control Method For An Underwater Robotic Manipulator
著者:: Suboh, Surina Mat
出版事項: (2010)

Wavefront Longest Common Subsequence Algorithm On Multicore And Gpgpu Platform.
著者:: Shehabat, Bilal Mahmoud
出版事項: (2010)

ARM processor emulator
著者:: Mohd. Hashim, Mohamad Hasruzairin
出版事項: (2015)

RTL design of SHA-512 processor core for secure message hashing
著者:: Chua, Lee Ping
出版事項: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
著者:: Hew, Kean Yung
出版事項: (2008)

Intelligent Thermal Condition Monitoring Of Electrical Equipment Using Infrared Thermography
著者:: Huda, A. S. Nazmul
出版事項: (2013)

Design of Asynchronous Processor
著者:: Puah, Wei Boo
出版事項: (2001)

Adaptive Model-Free Control And Localization For Single-Agent And Multi-Agent Nonlinear Dynamic Systems
著者:: Safaei, Ali
出版事項: (2019)

Improvement Of Quantized Adaptive Switching Median Filter For Impulse Noise Reduction In Grayscale Digital Image
著者:: Abdalameer, Ahmed Khaldoon
出版事項: (2017)

Intelligent Color Vision System For Ripeness Classification Of Oil Palm Fresh Fruit Bunch
著者:: Fadilah, Norasyikin
出版事項: (2015)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
著者:: Marsono, Muhammad Nadzir
出版事項: (2001)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
著者:: Rajah, Avinash
出版事項: (2005)

An approach to modelling and simulating multithreaded schedulers for divide and conquer problems on multicore architecture / Alaa Mohammed Ali Wadi Al-Obaidi
著者:: Alaa Mohammed, Ali Wadi Al-Obaidi
出版事項: (2016)

Verilog design of a 256-bit AES crypto processor core
著者:: Lai, Yit Pin
出版事項: (2007)

Trajectory Analysis Of Ball Based On Image Processing And Simulation
著者:: Anthony Louis, Stephanie
出版事項: (2017)

CPU availability predictor and machine recommender for a desktop grid
著者:: Shafazand, Mohammad Yaser
出版事項: (2014)

VHDL modelling and asic design of a shortest-path processor core for network routing
著者:: Teoh, Giap Seng
出版事項: (2003)

Simulation And Hardware Development Of PM Brushless Dc Motor Drives
著者:: Satar, Mohamad Nasrul Abdul
出版事項: (2011)

Implementation of New Improved Round Robin (NIRR) CPU scheduling algorithm using discrete event simulation
著者:: Chang, Jan Voon
出版事項: (2015)

Development Of Intelligent Gas-Oil Flow Process Interpreter Based On Generic Primary Electrode Of Electrical Capacitance Tomography Sensor
著者:: Mokhtar, Khursiah Zainal
出版事項: (2013)