Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
The most important limitation in planer MOSFETs is current leakage between the source and the drain at the off-state (IOFF), which presents a critical problem in securing circuit reliability. To mitigate this problem, there are new types of transistors with a 3D structure, including silicon na...
| Auteur principal: | |
|---|---|
| Format: | Thèse |
| Langue: | anglais |
| Publié: |
2013
|
| Sujets: | |
| Accès en ligne: | http://eprints.usm.my/45223/ |