Study Of The Relationship Between Delta Delay And Adjacent Parallel Wire Length In 45 Nanometer Process Technology
Hierarchical design spans the complete framework of a design flow from Register Transfer Level (RTL), synthesis, place and route, timing closure and various other analyses before sign-off. Finer geometries and increasing interconnect density however have resulted signal integrity becoming the key is...
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | 英语 |
| 出版: |
2014
|
| 主題: | |
| 在線閱讀: | http://eprints.usm.my/46237/ |