Analysis Of Plastic Encapsulation Process In 3D IC Package With Through-Silicon Via (Tsv) Technology
Through-silicon via (TSV) technology has been an emerging technology to 3D heterogeneous system integration through vertical interconnection. This promising technology enables smaller footprints, reduced signal delay, shorter interconnections, lower power consumption and higher integration densit...
| Main Author: | Ong, Ern Seang |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/61078/ |
| Abstract | Abstract here |
Similar Items
Lna Ic Design For Cognitive Radio Implementation
by: Cheong , Chee Han
Published: (2013)
by: Cheong , Chee Han
Published: (2013)
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015)
by: Tan , Ai Heong
Published: (2015)
Sputtered silicon encapsulation : wafer level packaging for MEMs devices
by: Azrul Azlan Hamzah
Published: (2023)
by: Azrul Azlan Hamzah
Published: (2023)
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013)
by: Yong, Khang Choong
Published: (2013)
Characterisation of electroless deposition parameter of copper on silicon wafer for through silicon via application
by: Shazatul Akmaliah Mior Shahidin
Published: (2025)
by: Shazatul Akmaliah Mior Shahidin
Published: (2025)
Application of Focus Improvement to Reduce Non-Stick on Pad Problem in IC Packaging
by: Dharmalingam, Sivakumar
Published: (2004)
by: Dharmalingam, Sivakumar
Published: (2004)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)
by: Naif, Yasir Hashim
Published: (2013)
Simulation Of Underfill Encapsulation Of Electrionic Packaging Using The Lattice-Boltzmann Method
by: Gan, Zhong Li
Published: (2018)
by: Gan, Zhong Li
Published: (2018)
A Test Vector Minimization Algorithm Based On Delta Debugging For Post-Silicon Validation Of Pcie Rootport
by: Toh , Yi Feng
Published: (2017)
by: Toh , Yi Feng
Published: (2017)
CFD Simulation Of Underfill Encapsulation Process In Flip Chip Packaging With Various Dispensing
Methods
by: Khor , Chu Yee
Published: (2010)
by: Khor , Chu Yee
Published: (2010)
Numerical Analysis During Encapsulation Process Of Molded Underfill With Multi Flip Chip Package
by: Azmi, Muhammad Afiq
Published: (2018)
by: Azmi, Muhammad Afiq
Published: (2018)
Integration of ceramic membrane through 3D printing technology
by: Lim, Chin Hwa
Published: (2025)
by: Lim, Chin Hwa
Published: (2025)
Scan Test Coverage Improvement Via Automatic Test Pattern Generation (Atpg) Tool Configuration
by: Salehuddin, Muhammad Redzwan
Published: (2017)
by: Salehuddin, Muhammad Redzwan
Published: (2017)
Signal interpreted petri net modeling for ic design development of a sequential circuit on fpga
by: Wong, Chain Hui
Published: (2025)
by: Wong, Chain Hui
Published: (2025)
Study Of The Effect Of Sintering Parameters On
Characteristics Of W-Bronze Composites Prepared Via
Different Densification Techniques
by: Mohammed, Kahtan S.
Published: (2010)
by: Mohammed, Kahtan S.
Published: (2010)
Antenna and frequency diversity improvement in mimo wimax technology.
by: Kadhim, Mohammed Aboud
Published: (2011)
by: Kadhim, Mohammed Aboud
Published: (2011)
Study Of Basic 22nm Transistor Technology On
Sequential Circuit Using Primetime
by: Nik Hassan, Nik Azman
Published: (2013)
by: Nik Hassan, Nik Azman
Published: (2013)
Study Of The Relationship Between Delta Delay And Adjacent Parallel Wire Length In 45 Nanometer Process Technology
by: Mohamed, Shamsul Anuar
Published: (2014)
by: Mohamed, Shamsul Anuar
Published: (2014)
Multistage Power Amplifier In 180nm Cmos Technology With Integrated Passive Linearizer For IEEE 802.15
Application
by: Gunasegaran, Premmilaah
Published: (2018)
by: Gunasegaran, Premmilaah
Published: (2018)
Development Of An Automated Book Casing For Ic Industry
by: Chong, Kok Hen
Published: (2002)
by: Chong, Kok Hen
Published: (2002)
Design And Simulation Of Cmos-Based Bandgap Reference Voltage With Compensation Circuit Using 0.18 Μm Process Technology
by: Chan, Mun kit
Published: (2017)
by: Chan, Mun kit
Published: (2017)
Preparation and characterization of copper/copper-coated silicon carbide composites for electronic packaging / Azida Azmi
by: Azida, Azmi
Published: (2012)
by: Azida, Azmi
Published: (2012)
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017)
by: Khoo , Boon Hee
Published: (2017)
Design of a suitable inspection sampling plan for mitigating the quality related problems at IC production line
by: Nornilawati binti Hj. Yusop
Published: (2024)
by: Nornilawati binti Hj. Yusop
Published: (2024)
Silicon Nanoparticles Synthesized Via Microemulsion With Various Parameters
by: Liong , Wai Lap
Published: (2011)
by: Liong , Wai Lap
Published: (2011)
Low Power Design Of 8b/10b Encoder And 10b/8b Decoder Using Clock Gating Technique
by: Ong, Ji Xian
Published: (2017)
by: Ong, Ji Xian
Published: (2017)
Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
by: Ong, Chein Ee
Published: (2017)
by: Ong, Chein Ee
Published: (2017)
Migration From Asynchronous To Synchronous 8254 Programmable Interval Timer For Effective Static Timing Analysis
by: Ong, Chun Kiat
Published: (2013)
by: Ong, Chun Kiat
Published: (2013)
Development Of Interaction Test Data Generation Strategy With Input-Output Mapping Supports
by: Ong, Hui Yeh
Published: (2012)
by: Ong, Hui Yeh
Published: (2012)
Experimental demonstration of cap transmitter using very high speed IC hardware description language (VHDL)
by: Yusoff, Yusmahaida
Published: (2015)
by: Yusoff, Yusmahaida
Published: (2015)
Reducing Void During Transfer Moulding Of Semiconductor Plastic Package Using
by: Zainul Hashimi, Faridah
Published: (2019)
by: Zainul Hashimi, Faridah
Published: (2019)
Modelling And Analysis Of Stacked-Chip Scale Packages (S-Csps) Encapsulation Process Using Finite Difference Method [TK7874. K46 2007 f rb].
by: Abdullah, Muhammad Khalil
Published: (2006)
by: Abdullah, Muhammad Khalil
Published: (2006)
Effect of pad roughness on shear strength of thin small leadless package
by: Ong, Cheng Guan
Published: (2018)
by: Ong, Cheng Guan
Published: (2018)
Experimental And Numerical Studies Of Transient Heat Transfer In Electronics Packaging
by: Ong, Kean Aik
Published: (2017)
by: Ong, Kean Aik
Published: (2017)
A DEEP LEARNING MODEL FOR CYBER-PHYSICAL SECURITY IN ICS SCADA SYSTEMS
by: ASAAD BALLA FADL ELMULA BABIKER
Published: (2024)
by: ASAAD BALLA FADL ELMULA BABIKER
Published: (2024)
Development of framework for plastic bottle recycling technology in Melaka using Analytical Hierarchy Process
by: Hassan Essa, M. Atbeja
Published: (2013)
by: Hassan Essa, M. Atbeja
Published: (2013)
Strength of soft clay reinforced with encapsulated bottom ASH columns
by: Wan Nursyafiqah, Wan Jusoh
Published: (2019)
by: Wan Nursyafiqah, Wan Jusoh
Published: (2019)
Effect of heat treatments on silicon dioxide and silicon nitride nanocomposites
by: Norhafniza Mohamed
Published: (2025)
by: Norhafniza Mohamed
Published: (2025)
Development and characterization of plasticized polylactic acid biocomposite with durian skin fibre for food packaging application
by: Siti Munirah Salimah binti Abd Rashid
Published: (2024)
by: Siti Munirah Salimah binti Abd Rashid
Published: (2024)
Manufacture of metal-based nanoparticles and their incorporation into plastic materials for the development of active antimicrobial food packaging
by: Azlin Shafrina Hasim
Published: (2016)
by: Azlin Shafrina Hasim
Published: (2016)
Similar Items
-
Lna Ic Design For Cognitive Radio Implementation
by: Cheong , Chee Han
Published: (2013) -
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015) -
Sputtered silicon encapsulation : wafer level packaging for MEMs devices
by: Azrul Azlan Hamzah
Published: (2023) -
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013) -
Characterisation of electroless deposition parameter of copper on silicon wafer for through silicon via application
by: Shazatul Akmaliah Mior Shahidin
Published: (2025)
