Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing

Flexible printed circuits (FPC) industry has high growth rate and high competition. FPC manufacturer should always ensure tighter tolerance to produce the highest quality of output products to their important and fulfill customer's high quality demand. Gold plating is often used in the electron...

Full description

Bibliographic Details
Main Author: Ganasan, Umadewi
Format: Thesis
Language:English
English
Published: 2018
Subjects:
Online Access:http://eprints.utem.edu.my/id/eprint/23959/
https://plh.utem.edu.my/cgi-bin/koha/opac-detail.pl?biblionumber=114813
Abstract Abstract here
_version_ 1855619714428960768
author Ganasan, Umadewi
author_facet Ganasan, Umadewi
author_sort Ganasan, Umadewi
description Flexible printed circuits (FPC) industry has high growth rate and high competition. FPC manufacturer should always ensure tighter tolerance to produce the highest quality of output products to their important and fulfill customer's high quality demand. Gold plating is often used in the electronics industry to provide an electrically conductive layer on copper base layers, typically in electrical connectors and printed circuit boards. ENIG provides excellent surface planarity with very good soldering and gold wire bonding. ENIG is now arguably the most used surface finish in the FPC industry due the growth and implementation of the RoHs regulation. There is a weak point in ENIG surface finishing. where RR10 chemical from subsequence process tend to attack the gold layer thereby causing tarnishing of its surface and formation of an oxide and or sulfide layer. Thus, the study help find root cause from subsequence processes that causing gold tarnish. A post dip after gold plating used ABC solution as barrier layer on top of Nickel-Gold layer. The new layer formation from the post dip was evaluated to ensure that they do not impair the essential surface properties such as contact resistance and solder or bonding functions needed for most connector applications. This study shown RR10 chemical that utilized as a part of stripping process which is end process after ENIG plating tend to oxidise ENIG surface. The ideal arrangement of handling parameters was observed to dipping time (2 minutes) temperature (27.3°C) and concentration (5.85pH) to accomplish the achieve desired quality failure mode (2 or 3 or 4) and resistance (3 -10kΩ). No effect on continuity as gold grains remain bonded and no corroded. The ABC solution coating does not impact properties and functionality of FPCs.
format Thesis
id utem-23959
institution Universiti Teknikal Malaysia Melaka
language English
English
publishDate 2018
record_format EPrints
record_pdf Restricted
spelling utem-239592022-11-11T11:12:09Z http://eprints.utem.edu.my/id/eprint/23959/ Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing Ganasan, Umadewi T Technology (General) TK Electrical engineering. Electronics Nuclear engineering Flexible printed circuits (FPC) industry has high growth rate and high competition. FPC manufacturer should always ensure tighter tolerance to produce the highest quality of output products to their important and fulfill customer's high quality demand. Gold plating is often used in the electronics industry to provide an electrically conductive layer on copper base layers, typically in electrical connectors and printed circuit boards. ENIG provides excellent surface planarity with very good soldering and gold wire bonding. ENIG is now arguably the most used surface finish in the FPC industry due the growth and implementation of the RoHs regulation. There is a weak point in ENIG surface finishing. where RR10 chemical from subsequence process tend to attack the gold layer thereby causing tarnishing of its surface and formation of an oxide and or sulfide layer. Thus, the study help find root cause from subsequence processes that causing gold tarnish. A post dip after gold plating used ABC solution as barrier layer on top of Nickel-Gold layer. The new layer formation from the post dip was evaluated to ensure that they do not impair the essential surface properties such as contact resistance and solder or bonding functions needed for most connector applications. This study shown RR10 chemical that utilized as a part of stripping process which is end process after ENIG plating tend to oxidise ENIG surface. The ideal arrangement of handling parameters was observed to dipping time (2 minutes) temperature (27.3°C) and concentration (5.85pH) to accomplish the achieve desired quality failure mode (2 or 3 or 4) and resistance (3 -10kΩ). No effect on continuity as gold grains remain bonded and no corroded. The ABC solution coating does not impact properties and functionality of FPCs. 2018 Thesis NonPeerReviewed text en http://eprints.utem.edu.my/id/eprint/23959/1/Elimination%20Of%20Gold%20Tarnish%20By%20Post%20Dip%20After%20Gold%20Plating%20Process%20In%20Flexible%20Printed%20Circuit%20Board%20Manufacturing.pdf text en http://eprints.utem.edu.my/id/eprint/23959/2/Elimination%20of%20gold%20tarnish%20by%20post%20dip%20after%20gold%20plating%20process%20in%20flexible%20printed%20circuit%20board%20manufacturing.pdf Ganasan, Umadewi (2018) Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing. Masters thesis, Universiti Teknikal Malaysia Melaka. https://plh.utem.edu.my/cgi-bin/koha/opac-detail.pl?biblionumber=114813
spellingShingle T Technology (General)
TK Electrical engineering. Electronics Nuclear engineering
Ganasan, Umadewi
Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
thesis_level Master
title Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
title_full Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
title_fullStr Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
title_full_unstemmed Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
title_short Elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
title_sort elimination of gold tarnish by post dip after gold plating process in flexible printed circuit board manufacturing
topic T Technology (General)
TK Electrical engineering. Electronics Nuclear engineering
url http://eprints.utem.edu.my/id/eprint/23959/
https://plh.utem.edu.my/cgi-bin/koha/opac-detail.pl?biblionumber=114813
work_keys_str_mv AT ganasanumadewi eliminationofgoldtarnishbypostdipaftergoldplatingprocessinflexibleprintedcircuitboardmanufacturing