Verilog design of bist on AES256 processor core with FPGA implementation
Cryptography is very important to ensure secured data storage and transmission through encryption technique in this digital world. The most widely used cryptography algorithm is the Advanced Encryption Standard (AES) published in 2001. AES algorithm is fast and easy to be implemented, and it aims to...
| 第一著者: | Hew, Kean Yung |
|---|---|
| フォーマット: | 学位論文 |
| 言語: | 英語 |
| 出版事項: |
2008
|
| 主題: | |
| オンライン・アクセス: | http://eprints.utm.my/18136/1/HewKeanYungMFKE2008.pdf |
類似資料
Verilog design of a 256-bit AES crypto processor core
著者:: Lai, Yit Pin
出版事項: (2007)
著者:: Lai, Yit Pin
出版事項: (2007)
VHDL design of A 32-Bit RISC processor core for FPGA implementation
著者:: Marsono, Muhammad Nadzir
出版事項: (2001)
著者:: Marsono, Muhammad Nadzir
出版事項: (2001)
An FPGA implementation of RSA processor core for public-key cryptosystem
著者:: Tan, Siang Lin
出版事項: (2001)
著者:: Tan, Siang Lin
出版事項: (2001)
Register transfer level design of compression processor core using verilog hardware description language
著者:: Mohd. Sabri, Roslee
出版事項: (2007)
著者:: Mohd. Sabri, Roslee
出版事項: (2007)
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
著者:: Abdul Rahman, Abdul Aziz
出版事項: (2003)
著者:: Abdul Rahman, Abdul Aziz
出版事項: (2003)
Verilog design of input/output processor with built-in-self-test
著者:: Goh, Keng Hoo
出版事項: (2007)
著者:: Goh, Keng Hoo
出版事項: (2007)
Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
著者:: Teh , J-Wing
出版事項: (2004)
著者:: Teh , J-Wing
出版事項: (2004)
FPGA-based design of a math co-processor for the Amir CPU
著者:: Tan, Arthur Foo Yen
出版事項: (2020)
著者:: Tan, Arthur Foo Yen
出版事項: (2020)
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
著者:: Ismail, Mohd. Izuan
出版事項: (2006)
著者:: Ismail, Mohd. Izuan
出版事項: (2006)
Real-time FPGA implementation of baseline JPEG codec processor core
著者:: Suleiman, Ishak
出版事項: (2002)
著者:: Suleiman, Ishak
出版事項: (2002)
Parallel scan in BIST environment
著者:: Yusuf, Rihana
出版事項: (2001)
著者:: Yusuf, Rihana
出版事項: (2001)
RTL design of SHA-512 processor core for secure message hashing
著者:: Chua, Lee Ping
出版事項: (2008)
著者:: Chua, Lee Ping
出版事項: (2008)
Multi-core 16-bit CPUs for PLC processor
著者:: Gan, Chi Qian
出版事項: (2022)
著者:: Gan, Chi Qian
出版事項: (2022)
VHDL modelling and asic design of a shortest-path processor core for network routing
著者:: Teoh, Giap Seng
出版事項: (2003)
著者:: Teoh, Giap Seng
出版事項: (2003)
Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
著者:: Toh, Chuen Ling
出版事項: (2005)
著者:: Toh, Chuen Ling
出版事項: (2005)
SHA1 and SHA256 custom instruction design and characterization on Nios II processor
著者:: Shariffar, Hamed
出版事項: (2012)
著者:: Shariffar, Hamed
出版事項: (2012)
Design and implementation of OFDM transmitter and receiver on FPGA hardware
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)
RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
著者:: Liew, Meng Wei
出版事項: (2008)
著者:: Liew, Meng Wei
出版事項: (2008)
The RTL design of 32-bit RISC processor using verilog HDL
著者:: Manab, Hafizul Hasni
出版事項: (2012)
著者:: Manab, Hafizul Hasni
出版事項: (2012)
Verilog modelling of Modbus TCP at 100 mbps
著者:: Tan, Zhe Jie
出版事項: (2022)
著者:: Tan, Zhe Jie
出版事項: (2022)
USB soft core with altera Nios processor
著者:: Cheah, Chee Teong
出版事項: (2007)
著者:: Cheah, Chee Teong
出版事項: (2007)
FPGA implementation for recurrent PSS
著者:: Othman, Siti Marhainis
出版事項: (2008)
著者:: Othman, Siti Marhainis
出版事項: (2008)
Implementation of harris corner detector on fpga
著者:: Al-Shatari, Mohammed Omar Awadh
出版事項: (2016)
著者:: Al-Shatari, Mohammed Omar Awadh
出版事項: (2016)
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
著者:: Rajah, Avinash
出版事項: (2005)
著者:: Rajah, Avinash
出版事項: (2005)
Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
著者:: Low, Chiau Thian
出版事項: (2017)
著者:: Low, Chiau Thian
出版事項: (2017)
Accelerated Verilog Simulator Using Application Specific Microprocessor
著者:: Tan Tze Sin, Tze Sin
出版事項: (2017)
著者:: Tan Tze Sin, Tze Sin
出版事項: (2017)
Implementation of barrel shifter and multiplier for the DLX processor
著者:: Goh, Teng Sun
出版事項: (2008)
著者:: Goh, Teng Sun
出版事項: (2008)
Implementation of embedded in-circuit emulator for DLX processor
著者:: Bee Wooi, Khaw
出版事項: (2008)
著者:: Bee Wooi, Khaw
出版事項: (2008)
Hardware implementation using FPGA for barcode reader
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)
Design and Implementation of I2C BUS Protocol on
Xilinx FPGA
著者:: l Pradeep Kumar, Meenal
出版事項: (2017)
著者:: l Pradeep Kumar, Meenal
出版事項: (2017)
Modeling and simulation of graphene three branch junction using verilog-A
著者:: Chin, Ee Mei
出版事項: (2015)
著者:: Chin, Ee Mei
出版事項: (2015)
FPGA implementation of naive bayes classifier for network security
著者:: Mohamad Zuki, Ahmad Zulzhafri
出版事項: (2018)
著者:: Mohamad Zuki, Ahmad Zulzhafri
出版事項: (2018)
FPGA implementation for fault detection on a power transmission lines
著者:: Omran, Ahmed Mohamed
出版事項: (2009)
著者:: Omran, Ahmed Mohamed
出版事項: (2009)
FPGA based software radio modem design
著者:: Abdul Hamid, Hazly Amir
出版事項: (2003)
著者:: Abdul Hamid, Hazly Amir
出版事項: (2003)
Design of an OFDM transmitter and receiver using FPGA
著者:: Loo, Kah Cheng
出版事項: (2004)
著者:: Loo, Kah Cheng
出版事項: (2004)
Fast fourier transform module for implementation in Nios II embedded processor
著者:: Ahmed, Hisham Azhari
出版事項: (2008)
著者:: Ahmed, Hisham Azhari
出版事項: (2008)
An FPGA implementation of Alamouti's transmit diversity technique
著者:: Mukilan, Pushpamalar
出版事項: (2008)
著者:: Mukilan, Pushpamalar
出版事項: (2008)
Design of the streaming processor architecture for microkernel controller and ALU
著者:: Anuar, Nuhairi
出版事項: (2015)
著者:: Anuar, Nuhairi
出版事項: (2015)
FPGA implementation on MRI brain classification using support vector machine
著者:: Abdullah, Noramalina
出版事項: (2009)
著者:: Abdullah, Noramalina
出版事項: (2009)
FPGA implementation of Image processing 2D convolution for spatial filter
著者:: Ng, Bee Yee
出版事項: (2012)
著者:: Ng, Bee Yee
出版事項: (2012)
類似資料
-
Verilog design of a 256-bit AES crypto processor core
著者:: Lai, Yit Pin
出版事項: (2007) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
著者:: Marsono, Muhammad Nadzir
出版事項: (2001) -
An FPGA implementation of RSA processor core for public-key cryptosystem
著者:: Tan, Siang Lin
出版事項: (2001) -
Register transfer level design of compression processor core using verilog hardware description language
著者:: Mohd. Sabri, Roslee
出版事項: (2007) -
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
著者:: Abdul Rahman, Abdul Aziz
出版事項: (2003)