A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware
| 第一著者: | Koh, Chee Yan |
|---|---|
| フォーマット: | 学位論文 |
| 出版事項: |
2012
|
| 主題: |
類似資料
An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
著者:: Ng, Kok Heng
出版事項: (2022)
著者:: Ng, Kok Heng
出版事項: (2022)
Low area Programmable Memory Built-In Self-Test (PMBIST) for small embedded ram cores / Nur Qamarina Mohd Noor
著者:: Mohd Noor, Nur Qamarina
出版事項: (2013)
著者:: Mohd Noor, Nur Qamarina
出版事項: (2013)
Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
著者:: CH’NG , MING ZONG
出版事項: (2017)
著者:: CH’NG , MING ZONG
出版事項: (2017)
Built-in self test for phase-locked loop
著者:: Goh, Alvin Shing Chye
出版事項: (2008)
著者:: Goh, Alvin Shing Chye
出版事項: (2008)
An FPGA implementation of an elliptic curve processor for an embedded public-key cryptosystem
著者:: Lim, Kie Woon
出版事項: (2005)
著者:: Lim, Kie Woon
出版事項: (2005)
Built-in self-test method at register transfer level design for finite impulse response filter, infinite impulse response filter and greatest common divisor calculator
著者:: Aris, Muhammad Farhan
出版事項: (2010)
著者:: Aris, Muhammad Farhan
出版事項: (2010)
Deterministic Automatic Test Pattern Generation for Built-In Self Test System
著者:: Mohammed Khalid, Muhammad Nazir
出版事項: (2006)
著者:: Mohammed Khalid, Muhammad Nazir
出版事項: (2006)
Verilog design of input/output processor with built-in-self-test
著者:: Goh, Keng Hoo
出版事項: (2007)
著者:: Goh, Keng Hoo
出版事項: (2007)
A parallel built-in self-test design for photon counting array
著者:: Png, Ricky Keh Jing
出版事項: (2022)
著者:: Png, Ricky Keh Jing
出版事項: (2022)
Modified pattern generator of built-in self test for sequential circuits with reduced test time
著者:: Muhamad Amin, Muhamad Ridzuan Radin
出版事項: (2011)
著者:: Muhamad Amin, Muhamad Ridzuan Radin
出版事項: (2011)
Embedded security module for high frequency messenger system
著者:: Shaari, Mohammad Razman
出版事項: (2012)
著者:: Shaari, Mohammad Razman
出版事項: (2012)
Comprehensive study on random access memory testing : from test pattern generation algorithm to MBIST implementation
著者:: Yap, Suk Han
出版事項: (2010)
著者:: Yap, Suk Han
出版事項: (2010)
Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
著者:: Sirkunan, Jeevan
出版事項: (2015)
著者:: Sirkunan, Jeevan
出版事項: (2015)
Hardware implementation using FPGA for barcode reader
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)
A Built-In-Self-Test Arithmetic Logic Unit (A BIST ALU) / Suhaila Ab. Aziz
著者:: Suhaila , Ab. Aziz
出版事項: (2003)
著者:: Suhaila , Ab. Aziz
出版事項: (2003)
Hardware architecture of histogram of oriented gradients
著者:: Chu, Lisa Han Yun
出版事項: (2013)
著者:: Chu, Lisa Han Yun
出版事項: (2013)
Design and implementation of OFDM transmitter and receiver on FPGA hardware
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)
Application of SIFLC for boost converter using FPGA
著者:: Taeed, Fazel
出版事項: (2010)
著者:: Taeed, Fazel
出版事項: (2010)
The built then sell (bts) system in housing industry : obstacles to its implementation in Selangor
著者:: Yakob, Hamizah
出版事項: (2010)
著者:: Yakob, Hamizah
出版事項: (2010)
Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
著者:: Tan, Earn Tzeh
出版事項: (2014)
著者:: Tan, Earn Tzeh
出版事項: (2014)
A built-in self-testable bit-slice processor / Ibrahim Abubakr M.
著者:: Abubakr M., Ibrahim
出版事項: (1995)
著者:: Abubakr M., Ibrahim
出版事項: (1995)
Self-regulated learning strategies, concept understanding and performance in statics
著者:: Haron, Habibah @ Norehan
出版事項: (2012)
著者:: Haron, Habibah @ Norehan
出版事項: (2012)
Support vector machine hardware accelerator for tongue colour diagnosis
著者:: Thiah, Amanda Su Lin
出版事項: (2020)
著者:: Thiah, Amanda Su Lin
出版事項: (2020)
Embedding tacit knowledge and best practice in courseware design
著者:: Ghazali, Norsyahida
出版事項: (2012)
著者:: Ghazali, Norsyahida
出版事項: (2012)
The relationship between second language motivational self system and second language learning
著者:: Roohbakhsh Far, Hamid
出版事項: (2013)
著者:: Roohbakhsh Far, Hamid
出版事項: (2013)
An evolvable block-based neural network architecture for embedded hardware
著者:: Paramasivam, Vishnu
出版事項: (2013)
著者:: Paramasivam, Vishnu
出版事項: (2013)
Knowledge discovery with self-organizing maps for developing a national information and communication technology strategy
著者:: Ali Attiah, Omar Abdullah
出版事項: (2007)
著者:: Ali Attiah, Omar Abdullah
出版事項: (2007)
Hardware Acceleration of Window Big-Digit (Wbd) Multiplication for Embedded Applications
著者:: Lim, Ee Wah
出版事項: (2015)
著者:: Lim, Ee Wah
出版事項: (2015)
Application of self-tuning fuzzy PID controller on industrial hydraulic acuator using system identification approach
著者:: Yousefi, Rozbeh
出版事項: (2010)
著者:: Yousefi, Rozbeh
出版事項: (2010)
A secure and enhanced high embeding capacity steganography based on pixel indicator algorithm
著者:: Abdullah Aleidan, Fouziah Saleh
出版事項: (2009)
著者:: Abdullah Aleidan, Fouziah Saleh
出版事項: (2009)
Development of advisory fault detection and diagnosis system using knowledge based and artificial neural network
著者:: Othman, Mohamad Rizza
出版事項: (2005)
著者:: Othman, Mohamad Rizza
出版事項: (2005)
An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
著者:: Hau, Yuan Wen
出版事項: (2005)
著者:: Hau, Yuan Wen
出版事項: (2005)
Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
著者:: Niun, Cheah How
出版事項: (2016)
著者:: Niun, Cheah How
出版事項: (2016)
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
著者:: Paramasivam, Vishnu
出版事項: (2009)
著者:: Paramasivam, Vishnu
出版事項: (2009)
A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
著者:: Paniandi, Arul
出版事項: (2006)
著者:: Paniandi, Arul
出版事項: (2006)
Self-tuning linear adaptive genetic algorithm for feature selection in machinery fault diagnosis
著者:: Ooi, Ching Sheng
出版事項: (2021)
著者:: Ooi, Ching Sheng
出版事項: (2021)
Design verification of driven piles in soft ground using maintain load test and high strain dynamic load test
著者:: Mohd. Sukarno, Ahmad Syazwan
出版事項: (2013)
著者:: Mohd. Sukarno, Ahmad Syazwan
出版事項: (2013)
A high speed 2D convolution hardware module for image processing applications in hardware
著者:: Baba, Beenal
出版事項: (2013)
著者:: Baba, Beenal
出版事項: (2013)
Embedded hardware implementation for real time hand gesture recognition / Farah Farhana Mod Ma'asum
著者:: Mod Ma'asum, Farah Farhana
出版事項: (2017)
著者:: Mod Ma'asum, Farah Farhana
出版事項: (2017)
Development Of An Automated Compilation Test System For Embedded System Testing
著者:: Ooi , Jun Hwan
出版事項: (2016)
著者:: Ooi , Jun Hwan
出版事項: (2016)
類似資料
-
An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
著者:: Ng, Kok Heng
出版事項: (2022) -
Low area Programmable Memory Built-In Self-Test (PMBIST) for small embedded ram cores / Nur Qamarina Mohd Noor
著者:: Mohd Noor, Nur Qamarina
出版事項: (2013) -
Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
著者:: CH’NG , MING ZONG
出版事項: (2017) -
Built-in self test for phase-locked loop
著者:: Goh, Alvin Shing Chye
出版事項: (2008) -
An FPGA implementation of an elliptic curve processor for an embedded public-key cryptosystem
著者:: Lim, Kie Woon
出版事項: (2005)