Functional test generation using micro operation fault model
As semiconductor technology advances further into nanometer regime, integrated circuit testing and validation continues to play a very important role to ensure high quality product. Conventionally, test patterns are generated from a gate level netlist using test generation tool. However, as the digi...
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | 英语 |
| 出版: |
2011
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/33347/1/OngHuiYienMFKE2011.pdf |