Design of low power high speed digital vedic multiplier using 13T hybrid full adder
The increment of demand for battery operated portable devices has laid emphasis on the development of low power multiplier and high performance systems. Multiplier is omnipresent in most common circuits; and adders act as the main block for the multiplier to operate. Performance of full adder had di...
| Main Author: | Lee, Shing Jie |
|---|---|
| Format: | Thesis |
| Language: | English English English |
| Published: |
2018
|
| Subjects: | |
| Online Access: | http://eprints.uthm.edu.my/428/ |
| Abstract | Abstract here |
Similar Items
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015)
by: Lim, Nguk Jie
Published: (2015)
Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2025)
by: Lee, Mei Xiang
Published: (2025)
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000)
by: Wan Hasan, Wan Zuha
Published: (2000)
16 bit counter data acquisition implementation with high speed adder design using verilog
by: Nimesh Kumar Rajendra Kumar
Published: (2025)
by: Nimesh Kumar Rajendra Kumar
Published: (2025)
Design of a flash analog to digital converter for high speed and low power applications
by: Mohammad Jafar Taghizadeh Marvast (P45940)
Published: (2023)
by: Mohammad Jafar Taghizadeh Marvast (P45940)
Published: (2023)
Low noise and low power ECG amplifier using CMOS 0.13�m technology
by: Zulfadli Kamaruzzaman
Published: (2025)
by: Zulfadli Kamaruzzaman
Published: (2025)
Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)
by: Lohrasb, Nosratollah
Published: (2009)
Effect of tool path strategies on machining performance of AISI H13 during poketing in high speed end milling
by: Muhammad Riza
Published: (2024)
by: Muhammad Riza
Published: (2024)
High-Speed Implementations Of Fractal Image Compression For Low And High Resolution Images
by: Saad, Abdul Malik Haider Yusef
Published: (2018)
by: Saad, Abdul Malik Haider Yusef
Published: (2018)
Development of advanced microcontroller bus architecture multiprocessor interface implemented in FGPA for high-speed and low-power consumption processor
by: Rokon, Mohammed Iqbalur Rahman
Published: (2025)
by: Rokon, Mohammed Iqbalur Rahman
Published: (2025)
Accountability, vedic & schumacher’s philosophy and
autoethnography: An advocation for tax relief for sibling caregivers in Malaysia / Siva Subramanian A.R. Nair
by: Siva Subramanian, A.R. Nair
Published: (2015)
by: Siva Subramanian, A.R. Nair
Published: (2015)
Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
by: Teng , Jin Chung
Published: (2014)
by: Teng , Jin Chung
Published: (2014)
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)
by: Pui , Min San
Published: (2015)
A high speed photon counting design in a standard 0.13?m complementary metal oxide semiconductor process
by: Yuen, Sheh Hor
Published: (2025)
by: Yuen, Sheh Hor
Published: (2025)
Simulation, Design and Construction of a 15 Kv Dc Power Supply Using Voltage Multiplier Circuits
by: Karim, Anayet
Published: (2005)
by: Karim, Anayet
Published: (2005)
Design and evaluation of new hollow rotor for high-volume-low-speed fan
by: Sulaiman, Farina
Published: (2024)
by: Sulaiman, Farina
Published: (2024)
High-speed Robert’s Cross edge detector using residue number system
by: Tan, Yuan Jie
Published: (2025)
by: Tan, Yuan Jie
Published: (2025)
The design of 16X1 array photon counting circuit with brent-kung adder optimization
by: Al-Waeli, Wafaa Abood Rawdhan
Published: (2025)
by: Al-Waeli, Wafaa Abood Rawdhan
Published: (2025)
A 14-Bit Pseudo-Differential Current-Source Resistor-String Hybrid Digital-To-Analogue (DAC) Converter With Low Power Consumption
by: Chang, Hui Yi
Published: (2017)
by: Chang, Hui Yi
Published: (2017)
The schur multiplier and capability of pairs of some finite groups
by: Adnin Afifi Nawi
Published: (2025)
by: Adnin Afifi Nawi
Published: (2025)
Determinants of money multiplier & the money supply process in Libya
by: Ali Ibrahim Mohammed
Published: (2023)
by: Ali Ibrahim Mohammed
Published: (2023)
The Efficient Wind Turbines Design for Low Wind Speed Air
by: Wong, Lee Kwang
Published: (2018)
by: Wong, Lee Kwang
Published: (2018)
Hybrid stator flux locus strategy for enhancing torque control in high-speed induction motors
by: Syed Ahmad Zawawi, Syed Abrar
Published: (2025)
by: Syed Ahmad Zawawi, Syed Abrar
Published: (2025)
Fast numerical conformal mapping of bounded multiply connected regions via integral equations
by: Lee, Khiy Wei
Published: (2025)
by: Lee, Khiy Wei
Published: (2025)
Fast numerical conformal mapping of bounded multiply connected regions via integral equations
by: Lee, Khiy Wei
Published: (2025)
by: Lee, Khiy Wei
Published: (2025)
Design of a low power compact direct conversion transmitter in 0.13µm CMOS process for 2.4 GHz rf devices
by: Md Torikul Islam Badal (P84117)
Published: (2023)
by: Md Torikul Islam Badal (P84117)
Published: (2023)
Automated tools to generate multiplier-less architecture for matrix multiplication
by: Ho, Kang Ken
Published: (2025)
by: Ho, Kang Ken
Published: (2025)
Characterization And Optimization Of Avalanche Photodiodes Fabricated By Standard Cmos Process For High-Speed High-Speed Photoreceivers
by: Mohammed Napiah, Zul Atfyi Fauzan
Published: (2017)
by: Mohammed Napiah, Zul Atfyi Fauzan
Published: (2017)
A low power and low ripple CMOS high voltage generator for RFID transponder EEPROM
by: Labonnah Farzana Rahman (P68099)
Published: (2023)
by: Labonnah Farzana Rahman (P68099)
Published: (2023)
Design of segmental rotor and non-overlap windings in single-phase fefsm for low torque high speed applications
by: Omar, Mohd Fairoz
Published: (2020)
by: Omar, Mohd Fairoz
Published: (2020)
Design of segmented 14-bit low power current steering digital to analog converter
by: Mansouri, Solmaz Rastegar Moghaddam
Published: (2011)
by: Mansouri, Solmaz Rastegar Moghaddam
Published: (2011)
Development of terrain height multipliers and roughness lengths for Seberang Perai reogion
by: Norhaiza, Ghazali
Published: (2010)
by: Norhaiza, Ghazali
Published: (2010)
The Relevance of Gordon’s Dividend Valuation Model and Earnings Multiplier in Stock Valuation
by: Bujang, Imbarine
Published: (2006)
by: Bujang, Imbarine
Published: (2006)
Optimised design of the standing-wave thermoacoustic refrigerator with lagrange multiplier method
by: Elfawal, Mawahib Hassan Ahmed
Published: (2025)
by: Elfawal, Mawahib Hassan Ahmed
Published: (2025)
Boundary integral equation method for conformal mapping of multiply connected regions
by: Arif Asraf Mohd. Yunus
Published: (2025)
by: Arif Asraf Mohd. Yunus
Published: (2025)
Development Of Terrain Height Multipliers And Roughness Lengths For Seberang Perai Region
by: Ghazali, Norhaiza
Published: (2010)
by: Ghazali, Norhaiza
Published: (2010)
8 Bit Cmos Hybrid Digital-To-Analog
Converter For Bluetooth Low Energy
Application
by: Rosli, Alia
Published: (2019)
by: Rosli, Alia
Published: (2019)
Optimal planning of hybrid power generation system towards low carbon development
by: Zarina Ab. Muis
Published: (2025)
by: Zarina Ab. Muis
Published: (2025)
A dual iron-ring double-stator permanent magnet integrated with a magnetic gear for low speed power generator
by: Salihu, Mustafa Shehu
Published: (2018)
by: Salihu, Mustafa Shehu
Published: (2018)
A study on ultra-low power and large-scale design of digital circuit for wireless communications
by: Zainal, Mohd Shamian
Published: (2010)
by: Zainal, Mohd Shamian
Published: (2010)
Similar Items
-
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015) -
Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2025) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
16 bit counter data acquisition implementation with high speed adder design using verilog
by: Nimesh Kumar Rajendra Kumar
Published: (2025) -
Design of a flash analog to digital converter for high speed and low power applications
by: Mohammad Jafar Taghizadeh Marvast (P45940)
Published: (2023)
