Hardware acceleration of 2D convolution using systolic array

Two-dimensional convolution is a prevalent mathematical operation used in different areas of digital signal processing such as image processing, video processing and analog signal transmission. The computation intensive nature of 2D convolution operation along with the stringent demand of real-time...

पूर्ण विवरण

ग्रंथसूची विवरण
मुख्य लेखक:	Wong, Xue Yuan
स्वरूप:	थीसिस
भाषा:	अंग्रेज़ी
प्रकाशित:	2015
विषय:	TK Electrical engineering. Electronics Nuclear engineering
ऑनलाइन पहुंच:	http://eprints.utm.my/53576/1/WongXueYuanmfke2015.pdf

समान संसाधन

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
द्वारा: Mohammed, Mohammed Isam Eldin Hassan
प्रकाशित: (2020)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
द्वारा: Paramasivam, Vishnu
प्रकाशित: (2009)

Systolic array architecture and its application in finite impulse response filter design
द्वारा: Kadir, Ezdiani Idayu
प्रकाशित: (2013)

Convolution and max pooling layer accelerator for convolutional neural network
द्वारा: Goh, Jinn Chyn
प्रकाशित: (2020)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
द्वारा: Liew, Tek Yee
प्रकाशित: (2011)

Principal component analysis hardware acceleration
द्वारा: Ng, Yee Wei
प्रकाशित: (2020)

Hardware acceleration of secure hash algorithm 3
द्वारा: Ng, Lai Boon
प्रकाशित: (2020)

Hardware accelerator implementation of colour correction algorithm
द्वारा: Loh, Shu Ting
प्रकाशित: (2020)

Hardware based accelerator for database query using M-tree
द्वारा: Chai, Kah Hieng
प्रकाशित: (2018)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
द्वारा: Lim, Zhi Qing
प्रकाशित: (2020)

Support vector machine hardware accelerator for tongue colour diagnosis
द्वारा: Thiah, Amanda Su Lin
प्रकाशित: (2020)

Face detection hardware accelerator using C-based high-level synthesis
द्वारा: Yeap, Han Chien
प्रकाशित: (2018)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
द्वारा: Chew, Yen Wen
प्रकाशित: (2015)

1-D and 2-D convolution neural network for bird sound detection
द्वारा: Tee, Yun Hong
प्रकाशित: (2020)

FPGA implementation of Image processing 2D convolution for spatial filter
द्वारा: Ng, Bee Yee
प्रकाशित: (2012)

Comparison of 1D VS 2D convolutional neural networks for bird sound detection
द्वारा: Tan, Pei Hong
प्रकाशित: (2022)

Hardware-based genetic algorithm implementation in field programmable gate arrays
द्वारा: Balakrishnan, Sathivellu
प्रकाशित: (2012)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
द्वारा: Mohd. Sazali, Mohd. Ilyas Sobirin
प्रकाशित: (2012)

Stochastic computing system hardware design for convolutional neural networks optimized for accuracy area and energy efficiency
द्वारा: Hamdan, Hamdan Usamah
प्रकाशित: (2020)

2D convolutional neural network for the detection of Asian Koel (Eudynamys Scolopaceus) vocalizations
द्वारा: Musa, Nurfaizah
प्रकाशित: (2020)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
द्वारा: Ch'ng, Heng Sun
प्रकाशित: (2007)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
द्वारा: Sirkunan, Jeevan
प्रकाशित: (2015)

A high speed 2D convolution hardware module for image processing applications in hardware
द्वारा: Baba, Beenal
प्रकाशित: (2013)

Iris recognition using convolutional neural network / Zhuang Yuan
द्वारा: Zhuang, Yuan
प्रकाशित: (2018)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
द्वारा: Hau, Yuan Wen
प्रकाशित: (2005)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
द्वारा: Ooi, Tze Kian
प्रकाशित: (2022)

Hardware implementation using FPGA for barcode reader
द्वारा: Marzuki, Ade Syaheda Wani
प्रकाशित: (2008)

Video annotation using convolution neural network
द्वारा: Wan Abd. Kadir, Wan Zahiruddin
प्रकाशित: (2018)

Implementation of instruction decoding logic using hardware and software
द्वारा: Su, Chee Siong
प्रकाशित: (2010)

Antenna array at 2.4 GHZ for point to point communication
द्वारा: Moftah Almahroug, AlHasan Ali
प्रकाशित: (2007)

Antenna array at 2.4 GHZ using circular polarization for point to point communication
द्वारा: F. Esseid, Ali Guima
प्रकाशित: (2007)

Hardware core of pipelined thinning algorithm
द्वारा: Noordin, Mohamad Amin
प्रकाशित: (2015)

Implementation of reconfigurable viterbi decoders in hardware
द्वारा: Noor Batcha, Mohamed Farid
प्रकाशित: (2010)

Magnetohydrodynamic accelerator with equilibrium plasma
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2009)

Magnetohydrodynamic accelerator with equilibrium plasma
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2010)

The use of convolutional coding to reduce bit error rate in CDMA
द्वारा: Mohamad Noor, Norhayati
प्रकाशित: (2001)

Bird species identification using spectrograms and convolutional neural networks
द्वारा: Saad, Aymen
प्रकाशित: (2020)

Tongue colour diagnosis system using convolutional neural network
द्वारा: Tan, Yi Chen
प्रकाशित: (2020)

A hardware architecture of prewitt edge detection
द्वारा: Seif, Aramesh
प्रकाशित: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
द्वारा: Kadiran, Kamaru Adzha
प्रकाशित: (2005)