Verilog design of input/output processor with built-in-self-test
This project has a final goal of designing an I/O processor (IOP) with embedded built-in-self-test (BIST) capability. The IOP core design was originally design in VHDL modeling has been migrated to Verilog HDL modeling in this project. BIST is one of the most popular test technique used nowadays. Th...
| Auteur principal: | |
|---|---|
| Format: | Thèse |
| Langue: | anglais |
| Publié: |
2007
|
| Sujets: | |
| Accès en ligne: | http://eprints.utm.my/5959/1/GohKengHooMFKE2007.pdf |