Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
According to Moores’s Law, the number of transistors per square inch on integrated circuits are doubled every year. Now, the transistors size has been scaled down to 15nm. The smaller the transistors size gives more space for transistors to be added in system on chip (SoC) thus will provide a lot of...
| 第一著者: | Abd. Razak, Muhammad A’tif |
|---|---|
| フォーマット: | 学位論文 |
| 言語: | 英語 |
| 出版事項: |
2018
|
| 主題: | |
| オンライン・アクセス: | http://eprints.utm.my/78859/1/MuhammadAtifAbdRazakMFKE2018.pdf |
類似資料
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
著者:: Abd. Hamid, Fatimah Khairiah
出版事項: (2020)
著者:: Abd. Hamid, Fatimah Khairiah
出版事項: (2020)
Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
著者:: Hamzah, Muhammad Afiq Nurudin
出版事項: (2018)
著者:: Hamzah, Muhammad Afiq Nurudin
出版事項: (2018)
Parameter variations of 20NM GAAS junctionless-gate-all-around field-effect transistor with quantum mechanical effects
著者:: Mohamad Rasol, Muhammad Faidzal
出版事項: (2021)
著者:: Mohamad Rasol, Muhammad Faidzal
出版事項: (2021)
Variable oxide thickness optimization and reliability analysis of Gate-All-Around floating gate for flash memory cell
著者:: A. Hamid, Farah
出版事項: (2020)
著者:: A. Hamid, Farah
出版事項: (2020)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
著者:: Larki, Farhad
出版事項: (2012)
著者:: Larki, Farhad
出版事項: (2012)
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
著者:: Chong, Chung Keong
出版事項: (2015)
著者:: Chong, Chung Keong
出版事項: (2015)
Optimization of process parameter variation in double-gate FinFET model using various statistical methods
著者:: Roslan, Ameer Farhan
出版事項: (2022)
著者:: Roslan, Ameer Farhan
出版事項: (2022)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
著者:: Naif, Yasir Hashim
出版事項: (2013)
著者:: Naif, Yasir Hashim
出版事項: (2013)
Quantum computing modelling on field programmable gate array based on state vector and heisenberg models
著者:: Lee, Yee Hui
出版事項: (2017)
著者:: Lee, Yee Hui
出版事項: (2017)
Modeling the effects of phonon scattering in carbon nanotube and silicon nanowire field-effect transistors
著者:: Chin, Huei Chaeng
出版事項: (2015)
著者:: Chin, Huei Chaeng
出版事項: (2015)
Symbolic quantum gate simulation by maxima programming
著者:: Eeu, Tien Yew
出版事項: (2010)
著者:: Eeu, Tien Yew
出版事項: (2010)
Silicon nanowire arrays for thermoelectric power harvesting
著者:: Abdul Tahrim, 'Aqilah
出版事項: (2018)
著者:: Abdul Tahrim, 'Aqilah
出版事項: (2018)
A simulation study of photoluminescence silicon nanowires
著者:: Isiyaku, Aliyu Kabiru
出版事項: (2014)
著者:: Isiyaku, Aliyu Kabiru
出版事項: (2014)
Effects of flow and sediment discharge on local scour around cylindrical pier at channel bend / Mohd Fais Mohd Noor
著者:: Mohd Noor, Mohd Fais
出版事項: (2016)
著者:: Mohd Noor, Mohd Fais
出版事項: (2016)
Gallium nitride nanowire by nitridation of electrochemically grown gallium oxide on silicon
著者:: Mohd. Ghazali, Norizzawati
出版事項: (2015)
著者:: Mohd. Ghazali, Norizzawati
出版事項: (2015)
Parallel unbalanced three-phase power flow analysis including distributed generation models
著者:: Syafii, Syafii
出版事項: (2011)
著者:: Syafii, Syafii
出版事項: (2011)
Neuro-network modelling and control of flexibly mounted cylindrical riser
著者:: Hor, Win Han
出版事項: (2015)
著者:: Hor, Win Han
出版事項: (2015)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
著者:: Hani Taha, Abd Assamad Al Ariqi
出版事項: (2020)
著者:: Hani Taha, Abd Assamad Al Ariqi
出版事項: (2020)
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
著者:: Mohd. Munir Zahari, Nor Hafizah
出版事項: (2015)
著者:: Mohd. Munir Zahari, Nor Hafizah
出版事項: (2015)
Silicon Quantum Dots Derived From Zinc Oxide Incorporated Porous Silicon For Photovoltaic Applications
著者:: Almomani, Mohammad Samir Ali
出版事項: (2022)
著者:: Almomani, Mohammad Samir Ali
出版事項: (2022)
Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
著者:: Bahador, Siti Norazlin
出版事項: (2014)
著者:: Bahador, Siti Norazlin
出版事項: (2014)
Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
著者:: Wahab, Nurul Eryana
出版事項: (2018)
著者:: Wahab, Nurul Eryana
出版事項: (2018)
Effect of radiation induced methyl methacrylate grafting on structural and optical properties of silicon nanowire
著者:: Mohd. Yassin, Muhammad Abdullah Izat
出版事項: (2020)
著者:: Mohd. Yassin, Muhammad Abdullah Izat
出版事項: (2020)
Studies on the growth, structural and electrical properties of silicon-based heterostructure nanowires
/ Qian Guanghan
著者:: Qian, Guanghan
出版事項: (2015)
著者:: Qian, Guanghan
出版事項: (2015)
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
著者:: Dehzangi, Arash
出版事項: (2012)
著者:: Dehzangi, Arash
出版事項: (2012)
Silicon And Porous Silicon – Based Extended Gate Field Effect Transistor For pH And Cations Sensor
著者:: Kabaa, Emad Adnan Said
出版事項: (2018)
著者:: Kabaa, Emad Adnan Said
出版事項: (2018)
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
著者:: Yousif, Yousif Atalla
出版事項: (2019)
著者:: Yousif, Yousif Atalla
出版事項: (2019)
Design, fabrication and characterization of silicon nanowire-based DNA biosensor for dengue virus DNA detection
著者:: Abd Rahman, Siti Fatimah
出版事項: (2016)
著者:: Abd Rahman, Siti Fatimah
出版事項: (2016)
The All Pay. Common Value Auction as a Model of Contests
著者:: Nungsari, Ahmad Radhi
出版事項: (1994)
著者:: Nungsari, Ahmad Radhi
出版事項: (1994)
Electronic structures of silicon quantum dots as nanoclusters for single electron transistors
著者:: Lee, Jia Yen
出版事項: (2008)
著者:: Lee, Jia Yen
出版事項: (2008)
Neodymium oxide thin film gate oxide on silicon substrate / Hetherin Karuppiah
著者:: Hetherin , Karuppiah
出版事項: (2018)
著者:: Hetherin , Karuppiah
出版事項: (2018)
Formation of silicon nanowires by chemical vapour deposition technique using indium catalyst / Chong Su Kong
著者:: Chong, Su Kong
出版事項: (2012)
著者:: Chong, Su Kong
出版事項: (2012)
Recognition of cylindrical features from 2.5D and 3D prismatic model
著者:: Wan Mohamad , Wan Zulfadli
出版事項: (2010)
著者:: Wan Mohamad , Wan Zulfadli
出版事項: (2010)
Performance analysis of 22NM FinFET-based 8T SRAM cell
著者:: Hasan Baseri, Nur Hasnifa
出版事項: (2018)
著者:: Hasan Baseri, Nur Hasnifa
出版事項: (2018)
Reliability analysis of junctionless fin field effect transistor (JL-FinFET)
著者:: Hamzah, Muhammad Naziiruddin
出版事項: (2022)
著者:: Hamzah, Muhammad Naziiruddin
出版事項: (2022)
Physical modeling of local scour around wide and skewed piers
著者:: Ahmad, Nordila
出版事項: (2015)
著者:: Ahmad, Nordila
出版事項: (2015)
Modification of screen printed carbon electrode with silicon nanowires for electrochemical detection of Hg(II) and Cd(II) in water
著者:: Mohamad Zain, Siti Nur Zawani
出版事項: (2015)
著者:: Mohamad Zain, Siti Nur Zawani
出版事項: (2015)
Design of optimal nanoscale channel dimensions of FinFET based on constituent semiconductor materials
著者:: Ali, Ahmed Mahmood
出版事項: (2019)
著者:: Ali, Ahmed Mahmood
出版事項: (2019)
Study of time-dependent dielectric breakdown (TDDB) in 15MM junctionless FinFET
著者:: Chng, Sze Lyn
出版事項: (2022)
著者:: Chng, Sze Lyn
出版事項: (2022)
Numerical modeling of logic gate in optical communication
著者:: Sufi Roslan, Muhammad
出版事項: (2012)
著者:: Sufi Roslan, Muhammad
出版事項: (2012)
類似資料
-
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
著者:: Abd. Hamid, Fatimah Khairiah
出版事項: (2020) -
Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
著者:: Hamzah, Muhammad Afiq Nurudin
出版事項: (2018) -
Parameter variations of 20NM GAAS junctionless-gate-all-around field-effect transistor with quantum mechanical effects
著者:: Mohamad Rasol, Muhammad Faidzal
出版事項: (2021) -
Variable oxide thickness optimization and reliability analysis of Gate-All-Around floating gate for flash memory cell
著者:: A. Hamid, Farah
出版事項: (2020) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
著者:: Larki, Farhad
出版事項: (2012)