Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
According to Moores’s Law, the number of transistors per square inch on integrated circuits are doubled every year. Now, the transistors size has been scaled down to 15nm. The smaller the transistors size gives more space for transistors to be added in system on chip (SoC) thus will provide a lot of...
| Auteur principal: | Abd. Razak, Muhammad A’tif |
|---|---|
| Format: | Thèse |
| Langue: | anglais |
| Publié: |
2018
|
| Sujets: | |
| Accès en ligne: | http://eprints.utm.my/78859/1/MuhammadAtifAbdRazakMFKE2018.pdf |
Documents similaires
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
par: Abd. Hamid, Fatimah Khairiah
Publié: (2020)
par: Abd. Hamid, Fatimah Khairiah
Publié: (2020)
Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
par: Hamzah, Muhammad Afiq Nurudin
Publié: (2018)
par: Hamzah, Muhammad Afiq Nurudin
Publié: (2018)
Parameter variations of 20NM GAAS junctionless-gate-all-around field-effect transistor with quantum mechanical effects
par: Mohamad Rasol, Muhammad Faidzal
Publié: (2021)
par: Mohamad Rasol, Muhammad Faidzal
Publié: (2021)
Variable oxide thickness optimization and reliability analysis of Gate-All-Around floating gate for flash memory cell
par: A. Hamid, Farah
Publié: (2020)
par: A. Hamid, Farah
Publié: (2020)
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
par: Larki, Farhad
Publié: (2012)
par: Larki, Farhad
Publié: (2012)
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
par: Chong, Chung Keong
Publié: (2015)
par: Chong, Chung Keong
Publié: (2015)
Optimization of process parameter variation in double-gate FinFET model using various statistical methods
par: Roslan, Ameer Farhan
Publié: (2022)
par: Roslan, Ameer Farhan
Publié: (2022)
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
par: Naif, Yasir Hashim
Publié: (2013)
par: Naif, Yasir Hashim
Publié: (2013)
Quantum computing modelling on field programmable gate array based on state vector and heisenberg models
par: Lee, Yee Hui
Publié: (2017)
par: Lee, Yee Hui
Publié: (2017)
Modeling the effects of phonon scattering in carbon nanotube and silicon nanowire field-effect transistors
par: Chin, Huei Chaeng
Publié: (2015)
par: Chin, Huei Chaeng
Publié: (2015)
Symbolic quantum gate simulation by maxima programming
par: Eeu, Tien Yew
Publié: (2010)
par: Eeu, Tien Yew
Publié: (2010)
Silicon nanowire arrays for thermoelectric power harvesting
par: Abdul Tahrim, 'Aqilah
Publié: (2018)
par: Abdul Tahrim, 'Aqilah
Publié: (2018)
A simulation study of photoluminescence silicon nanowires
par: Isiyaku, Aliyu Kabiru
Publié: (2014)
par: Isiyaku, Aliyu Kabiru
Publié: (2014)
Effects of flow and sediment discharge on local scour around cylindrical pier at channel bend / Mohd Fais Mohd Noor
par: Mohd Noor, Mohd Fais
Publié: (2016)
par: Mohd Noor, Mohd Fais
Publié: (2016)
Gallium nitride nanowire by nitridation of electrochemically grown gallium oxide on silicon
par: Mohd. Ghazali, Norizzawati
Publié: (2015)
par: Mohd. Ghazali, Norizzawati
Publié: (2015)
Parallel unbalanced three-phase power flow analysis including distributed generation models
par: Syafii, Syafii
Publié: (2011)
par: Syafii, Syafii
Publié: (2011)
Neuro-network modelling and control of flexibly mounted cylindrical riser
par: Hor, Win Han
Publié: (2015)
par: Hor, Win Han
Publié: (2015)
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
par: Hani Taha, Abd Assamad Al Ariqi
Publié: (2020)
par: Hani Taha, Abd Assamad Al Ariqi
Publié: (2020)
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
par: Mohd. Munir Zahari, Nor Hafizah
Publié: (2015)
par: Mohd. Munir Zahari, Nor Hafizah
Publié: (2015)
Silicon Quantum Dots Derived From Zinc Oxide Incorporated Porous Silicon For Photovoltaic Applications
par: Almomani, Mohammad Samir Ali
Publié: (2022)
par: Almomani, Mohammad Samir Ali
Publié: (2022)
Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
par: Bahador, Siti Norazlin
Publié: (2014)
par: Bahador, Siti Norazlin
Publié: (2014)
Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
par: Wahab, Nurul Eryana
Publié: (2018)
par: Wahab, Nurul Eryana
Publié: (2018)
Effect of radiation induced methyl methacrylate grafting on structural and optical properties of silicon nanowire
par: Mohd. Yassin, Muhammad Abdullah Izat
Publié: (2020)
par: Mohd. Yassin, Muhammad Abdullah Izat
Publié: (2020)
Studies on the growth, structural and electrical properties of silicon-based heterostructure nanowires
/ Qian Guanghan
par: Qian, Guanghan
Publié: (2015)
par: Qian, Guanghan
Publié: (2015)
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
par: Dehzangi, Arash
Publié: (2012)
par: Dehzangi, Arash
Publié: (2012)
Silicon And Porous Silicon – Based Extended Gate Field Effect Transistor For pH And Cations Sensor
par: Kabaa, Emad Adnan Said
Publié: (2018)
par: Kabaa, Emad Adnan Said
Publié: (2018)
Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
par: Yousif, Yousif Atalla
Publié: (2019)
par: Yousif, Yousif Atalla
Publié: (2019)
Design, fabrication and characterization of silicon nanowire-based DNA biosensor for dengue virus DNA detection
par: Abd Rahman, Siti Fatimah
Publié: (2016)
par: Abd Rahman, Siti Fatimah
Publié: (2016)
The All Pay. Common Value Auction as a Model of Contests
par: Nungsari, Ahmad Radhi
Publié: (1994)
par: Nungsari, Ahmad Radhi
Publié: (1994)
Electronic structures of silicon quantum dots as nanoclusters for single electron transistors
par: Lee, Jia Yen
Publié: (2008)
par: Lee, Jia Yen
Publié: (2008)
Neodymium oxide thin film gate oxide on silicon substrate / Hetherin Karuppiah
par: Hetherin , Karuppiah
Publié: (2018)
par: Hetherin , Karuppiah
Publié: (2018)
Formation of silicon nanowires by chemical vapour deposition technique using indium catalyst / Chong Su Kong
par: Chong, Su Kong
Publié: (2012)
par: Chong, Su Kong
Publié: (2012)
Recognition of cylindrical features from 2.5D and 3D prismatic model
par: Wan Mohamad , Wan Zulfadli
Publié: (2010)
par: Wan Mohamad , Wan Zulfadli
Publié: (2010)
Performance analysis of 22NM FinFET-based 8T SRAM cell
par: Hasan Baseri, Nur Hasnifa
Publié: (2018)
par: Hasan Baseri, Nur Hasnifa
Publié: (2018)
Reliability analysis of junctionless fin field effect transistor (JL-FinFET)
par: Hamzah, Muhammad Naziiruddin
Publié: (2022)
par: Hamzah, Muhammad Naziiruddin
Publié: (2022)
Physical modeling of local scour around wide and skewed piers
par: Ahmad, Nordila
Publié: (2015)
par: Ahmad, Nordila
Publié: (2015)
Modification of screen printed carbon electrode with silicon nanowires for electrochemical detection of Hg(II) and Cd(II) in water
par: Mohamad Zain, Siti Nur Zawani
Publié: (2015)
par: Mohamad Zain, Siti Nur Zawani
Publié: (2015)
Design of optimal nanoscale channel dimensions of FinFET based on constituent semiconductor materials
par: Ali, Ahmed Mahmood
Publié: (2019)
par: Ali, Ahmed Mahmood
Publié: (2019)
Study of time-dependent dielectric breakdown (TDDB) in 15MM junctionless FinFET
par: Chng, Sze Lyn
Publié: (2022)
par: Chng, Sze Lyn
Publié: (2022)
Numerical modeling of logic gate in optical communication
par: Sufi Roslan, Muhammad
Publié: (2012)
par: Sufi Roslan, Muhammad
Publié: (2012)
Documents similaires
-
Explicit charge-based model for strained-silicon gate-all-around mosfet including quantum and short channel effects
par: Abd. Hamid, Fatimah Khairiah
Publié: (2020) -
Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
par: Hamzah, Muhammad Afiq Nurudin
Publié: (2018) -
Parameter variations of 20NM GAAS junctionless-gate-all-around field-effect transistor with quantum mechanical effects
par: Mohamad Rasol, Muhammad Faidzal
Publié: (2021) -
Variable oxide thickness optimization and reliability analysis of Gate-All-Around floating gate for flash memory cell
par: A. Hamid, Farah
Publié: (2020) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
par: Larki, Farhad
Publié: (2012)