Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
According to Moores’s Law, the number of transistors per square inch on integrated circuits are doubled every year. Now, the transistors size has been scaled down to 15nm. The smaller the transistors size gives more space for transistors to be added in system on chip (SoC) thus will provide a lot of...
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | 英语 |
| 出版: |
2018
|
| 主題: | |
| 在線閱讀: | http://eprints.utm.my/78859/1/MuhammadAtifAbdRazakMFKE2018.pdf |