Hardware based accelerator for database query using M-tree

Fast indexing is an indexing methods that sort the database and enable content to be accessed quickly. Fast query is part of fast indexing which able to perform the query within a narrow range to reduce the query time. In fast query, machine learning has played an important role on automate the task...

書誌詳細
第一著者:	Chai, Kah Hieng
フォーマット:	学位論文
言語:	英語
出版事項:	2018
主題:	TK Electrical engineering. Electronics Nuclear engineering
オンライン･アクセス:	http://eprints.utm.my/79262/1/ChaiKahHiengMFKE2018.pdf

類似資料

Principal component analysis hardware acceleration
著者:: Ng, Yee Wei
出版事項: (2020)

Hardware acceleration of secure hash algorithm 3
著者:: Ng, Lai Boon
出版事項: (2020)

Hardware accelerator implementation of colour correction algorithm
著者:: Loh, Shu Ting
出版事項: (2020)

Face detection hardware accelerator using C-based high-level synthesis
著者:: Yeap, Han Chien
出版事項: (2018)

Hardware acceleration of 2D convolution using systolic array
著者:: Wong, Xue Yuan
出版事項: (2015)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
著者:: Lim, Zhi Qing
出版事項: (2020)

Support vector machine hardware accelerator for tongue colour diagnosis
著者:: Thiah, Amanda Su Lin
出版事項: (2020)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
著者:: Chew, Yen Wen
出版事項: (2015)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
著者:: Mohammed, Mohammed Isam Eldin Hassan
出版事項: (2020)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
著者:: Liew, Tek Yee
出版事項: (2011)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
著者:: Paramasivam, Vishnu
出版事項: (2009)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
著者:: Ch'ng, Heng Sun
出版事項: (2007)

Hardware implementation using FPGA for barcode reader
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)

Implementation of instruction decoding logic using hardware and software
著者:: Su, Chee Siong
出版事項: (2010)

Hardware-based genetic algorithm implementation in field programmable gate arrays
著者:: Balakrishnan, Sathivellu
出版事項: (2012)

Implementation of reconfigurable viterbi decoders in hardware
著者:: Noor Batcha, Mohamed Farid
出版事項: (2010)

Hardware core of pipelined thinning algorithm
著者:: Noordin, Mohamad Amin
出版事項: (2015)

Magnetohydrodynamic accelerator with equilibrium plasma
著者:: Sukarsan, Sukarsan
出版事項: (2009)

Magnetohydrodynamic accelerator with equilibrium plasma
著者:: Sukarsan, Sukarsan
出版事項: (2010)

A hardware architecture of prewitt edge detection
著者:: Seif, Aramesh
出版事項: (2009)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
著者:: Oh, Eng Wei
出版事項: (2015)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)

Hardware implementation of naive bayes classifier for malware detection
著者:: Al Hussein, Yahya Khaled
出版事項: (2021)

Power efficient blockchain miner accelerator design
著者:: Lim, Calvin
出版事項: (2022)

Accelerated Verilog Simulator Using Application Specific Microprocessor
著者:: Tan Tze Sin, Tze Sin
出版事項: (2017)

Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing
著者:: Teo, Hong Yap
出版事項: (2015)

High resolution impulse analysing system - hardware and software implementation
著者:: Kassim, Ahmad Tarmimi
出版事項: (2015)

Modeling of image processing algorithms for hardware-software co-simulation
著者:: Isa, Ibrahim
出版事項: (2015)

Trees inventory system based on RFID at Frim
著者:: Ainul Hazmin A.Hamid
出版事項: (2009)

Numerical simulation magnetohydrodynamic accelerator with nonequilibrium air plasma
著者:: Qazi , Hummad Habib
出版事項: (2010)

Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
著者:: Zainurin, Siti Nadhirah
出版事項: (2021)

Register transfer level design of compression processor core using verilog hardware description language
著者:: Mohd. Sabri, Roslee
出版事項: (2007)

Hardware-accelerated localization for automated license plate recognition system
著者:: Chin, Teck Loong
出版事項: (2014)

A hardware architecture of stateless open digest spam fingerprinting unit
著者:: Monemi, Alireza
出版事項: (2010)

Convolution and max pooling layer accelerator for convolutional neural network
著者:: Goh, Jinn Chyn
出版事項: (2020)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
著者:: Mohd. Sazali, Mohd. Ilyas Sobirin
出版事項: (2012)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
著者:: Hau, Yuan Wen
出版事項: (2005)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
著者:: Ong, Elaine Ei Ling
出版事項: (2021)

Register-transfer-level Hardware Trojan classification boosted with gate-level features
著者:: Choo, Hau Sim
出版事項: (2022)

Comparative study on dielectric performance between vegetable-based and mineral-based oil under accelerated thermal ageing and loaded distribution transformer
著者:: Mohd.Taib, Mohd. Fikri Hilmi
出版事項: (2018)