Hardware based accelerator for database query using M-tree
Fast indexing is an indexing methods that sort the database and enable content to be accessed quickly. Fast query is part of fast indexing which able to perform the query within a narrow range to reduce the query time. In fast query, machine learning has played an important role on automate the task...
| मुख्य लेखक: | Chai, Kah Hieng |
|---|---|
| स्वरूप: | थीसिस |
| भाषा: | अंग्रेज़ी |
| प्रकाशित: |
2018
|
| विषय: | |
| ऑनलाइन पहुंच: | http://eprints.utm.my/79262/1/ChaiKahHiengMFKE2018.pdf |
समान संसाधन
Principal component analysis hardware acceleration
द्वारा: Ng, Yee Wei
प्रकाशित: (2020)
द्वारा: Ng, Yee Wei
प्रकाशित: (2020)
Hardware acceleration of secure hash algorithm 3
द्वारा: Ng, Lai Boon
प्रकाशित: (2020)
द्वारा: Ng, Lai Boon
प्रकाशित: (2020)
Hardware accelerator implementation of colour correction algorithm
द्वारा: Loh, Shu Ting
प्रकाशित: (2020)
द्वारा: Loh, Shu Ting
प्रकाशित: (2020)
Face detection hardware accelerator using C-based high-level synthesis
द्वारा: Yeap, Han Chien
प्रकाशित: (2018)
द्वारा: Yeap, Han Chien
प्रकाशित: (2018)
Hardware acceleration of 2D convolution using systolic array
द्वारा: Wong, Xue Yuan
प्रकाशित: (2015)
द्वारा: Wong, Xue Yuan
प्रकाशित: (2015)
Electrocardiogram QRS detection hardware accelerator for ASIC implementation
द्वारा: Lim, Zhi Qing
प्रकाशित: (2020)
द्वारा: Lim, Zhi Qing
प्रकाशित: (2020)
Support vector machine hardware accelerator for tongue colour diagnosis
द्वारा: Thiah, Amanda Su Lin
प्रकाशित: (2020)
द्वारा: Thiah, Amanda Su Lin
प्रकाशित: (2020)
8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
द्वारा: Chew, Yen Wen
प्रकाशित: (2015)
द्वारा: Chew, Yen Wen
प्रकाशित: (2015)
Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
द्वारा: Mohammed, Mohammed Isam Eldin Hassan
प्रकाशित: (2020)
द्वारा: Mohammed, Mohammed Isam Eldin Hassan
प्रकाशित: (2020)
Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
द्वारा: Liew, Tek Yee
प्रकाशित: (2011)
द्वारा: Liew, Tek Yee
प्रकाशित: (2011)
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
द्वारा: Paramasivam, Vishnu
प्रकाशित: (2009)
द्वारा: Paramasivam, Vishnu
प्रकाशित: (2009)
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
द्वारा: Ch'ng, Heng Sun
प्रकाशित: (2007)
द्वारा: Ch'ng, Heng Sun
प्रकाशित: (2007)
Hardware implementation using FPGA for barcode reader
द्वारा: Marzuki, Ade Syaheda Wani
प्रकाशित: (2008)
द्वारा: Marzuki, Ade Syaheda Wani
प्रकाशित: (2008)
Implementation of instruction decoding logic using hardware and software
द्वारा: Su, Chee Siong
प्रकाशित: (2010)
द्वारा: Su, Chee Siong
प्रकाशित: (2010)
Hardware-based genetic algorithm implementation in field programmable gate arrays
द्वारा: Balakrishnan, Sathivellu
प्रकाशित: (2012)
द्वारा: Balakrishnan, Sathivellu
प्रकाशित: (2012)
Implementation of reconfigurable viterbi decoders in hardware
द्वारा: Noor Batcha, Mohamed Farid
प्रकाशित: (2010)
द्वारा: Noor Batcha, Mohamed Farid
प्रकाशित: (2010)
Hardware core of pipelined thinning algorithm
द्वारा: Noordin, Mohamad Amin
प्रकाशित: (2015)
द्वारा: Noordin, Mohamad Amin
प्रकाशित: (2015)
Magnetohydrodynamic accelerator with equilibrium plasma
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2009)
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2009)
Magnetohydrodynamic accelerator with equilibrium plasma
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2010)
द्वारा: Sukarsan, Sukarsan
प्रकाशित: (2010)
A hardware architecture of prewitt edge detection
द्वारा: Seif, Aramesh
प्रकाशित: (2009)
द्वारा: Seif, Aramesh
प्रकाशित: (2009)
Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
द्वारा: Oh, Eng Wei
प्रकाशित: (2015)
द्वारा: Oh, Eng Wei
प्रकाशित: (2015)
Design and implementation of OFDM transmitter and receiver on FPGA hardware
द्वारा: Kadiran, Kamaru Adzha
प्रकाशित: (2005)
द्वारा: Kadiran, Kamaru Adzha
प्रकाशित: (2005)
Hardware implementation of naive bayes classifier for malware detection
द्वारा: Al Hussein, Yahya Khaled
प्रकाशित: (2021)
द्वारा: Al Hussein, Yahya Khaled
प्रकाशित: (2021)
Power efficient blockchain miner accelerator design
द्वारा: Lim, Calvin
प्रकाशित: (2022)
द्वारा: Lim, Calvin
प्रकाशित: (2022)
Accelerated Verilog Simulator Using Application Specific Microprocessor
द्वारा: Tan Tze Sin, Tze Sin
प्रकाशित: (2017)
द्वारा: Tan Tze Sin, Tze Sin
प्रकाशित: (2017)
Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing
द्वारा: Teo, Hong Yap
प्रकाशित: (2015)
द्वारा: Teo, Hong Yap
प्रकाशित: (2015)
High resolution impulse analysing system - hardware and software implementation
द्वारा: Kassim, Ahmad Tarmimi
प्रकाशित: (2015)
द्वारा: Kassim, Ahmad Tarmimi
प्रकाशित: (2015)
Modeling of image processing algorithms for hardware-software co-simulation
द्वारा: Isa, Ibrahim
प्रकाशित: (2015)
द्वारा: Isa, Ibrahim
प्रकाशित: (2015)
Trees inventory system based on RFID at Frim
द्वारा: Ainul Hazmin A.Hamid
प्रकाशित: (2009)
द्वारा: Ainul Hazmin A.Hamid
प्रकाशित: (2009)
Numerical simulation magnetohydrodynamic accelerator with nonequilibrium air plasma
द्वारा: Qazi , Hummad Habib
प्रकाशित: (2010)
द्वारा: Qazi , Hummad Habib
प्रकाशित: (2010)
Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
द्वारा: Zainurin, Siti Nadhirah
प्रकाशित: (2021)
द्वारा: Zainurin, Siti Nadhirah
प्रकाशित: (2021)
Register transfer level design of compression processor core using verilog hardware description language
द्वारा: Mohd. Sabri, Roslee
प्रकाशित: (2007)
द्वारा: Mohd. Sabri, Roslee
प्रकाशित: (2007)
Hardware-accelerated localization for automated license plate recognition system
द्वारा: Chin, Teck Loong
प्रकाशित: (2014)
द्वारा: Chin, Teck Loong
प्रकाशित: (2014)
A hardware architecture of stateless open digest spam fingerprinting unit
द्वारा: Monemi, Alireza
प्रकाशित: (2010)
द्वारा: Monemi, Alireza
प्रकाशित: (2010)
Convolution and max pooling layer accelerator for convolutional neural network
द्वारा: Goh, Jinn Chyn
प्रकाशित: (2020)
द्वारा: Goh, Jinn Chyn
प्रकाशित: (2020)
Hardware implementation of coordinate rotation digital computer in field programmable gate array
द्वारा: Mohd. Sazali, Mohd. Ilyas Sobirin
प्रकाशित: (2012)
द्वारा: Mohd. Sazali, Mohd. Ilyas Sobirin
प्रकाशित: (2012)
An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
द्वारा: Hau, Yuan Wen
प्रकाशित: (2005)
द्वारा: Hau, Yuan Wen
प्रकाशित: (2005)
Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
द्वारा: Ong, Elaine Ei Ling
प्रकाशित: (2021)
द्वारा: Ong, Elaine Ei Ling
प्रकाशित: (2021)
Register-transfer-level Hardware Trojan classification boosted with gate-level features
द्वारा: Choo, Hau Sim
प्रकाशित: (2022)
द्वारा: Choo, Hau Sim
प्रकाशित: (2022)
Comparative study on dielectric performance between vegetable-based and mineral-based oil under accelerated thermal ageing and loaded distribution transformer
द्वारा: Mohd.Taib, Mohd. Fikri Hilmi
प्रकाशित: (2018)
द्वारा: Mohd.Taib, Mohd. Fikri Hilmi
प्रकाशित: (2018)
समान संसाधन
-
Principal component analysis hardware acceleration
द्वारा: Ng, Yee Wei
प्रकाशित: (2020) -
Hardware acceleration of secure hash algorithm 3
द्वारा: Ng, Lai Boon
प्रकाशित: (2020) -
Hardware accelerator implementation of colour correction algorithm
द्वारा: Loh, Shu Ting
प्रकाशित: (2020) -
Face detection hardware accelerator using C-based high-level synthesis
द्वारा: Yeap, Han Chien
प्रकाशित: (2018) -
Hardware acceleration of 2D convolution using systolic array
द्वारा: Wong, Xue Yuan
प्रकाशित: (2015)