Hardware implementation of naive bayes classifier for malware detection

Naïve bayes classifier is a probabilistic supervised machine learning algorithm, that can be launched on most general-purpose devices to solve wide range of classification problems. However, when it comes to real time applications, the general-purpose devices are limited in term of their computation...

Description complète

Détails bibliographiques
Auteur principal:	Al Hussein, Yahya Khaled
Format:	Thèse
Langue:	anglais
Publié:	2021
Sujets:	TK Electrical engineering. Electronics Nuclear engineering
Accès en ligne:	http://eprints.utm.my/96903/1/YahyaKhaledMSKE2021.pdf.pdf

Documents similaires

N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation
par: Lee, Ming Yi
Publié: (2022)

FPGA implementation of naive bayes classifier for network security
par: Mohamad Zuki, Ahmad Zulzhafri
Publié: (2018)

Classification of imbalanced datasets using naive bayes
par: Mohd. Sobran, Nur Maisarah
Publié: (2011)

A mobile malware detection framework based on ensemble classifier of multiple N-Gram opcode probability output
par: Anuar, Noor Azleen
Publié: (2023)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
par: Lim, Zhi Qing
Publié: (2020)

Metamorphic malware detection using machine learning
par: Ahmed Ali, Mohammed Hasan Ali
Publié: (2020)

Implementation of reconfigurable viterbi decoders in hardware
par: Noor Batcha, Mohamed Farid
Publié: (2010)

Hardware accelerator implementation of colour correction algorithm
par: Loh, Shu Ting
Publié: (2020)

Hardware implementation using FPGA for barcode reader
par: Marzuki, Ade Syaheda Wani
Publié: (2008)

An Efficient Sieve Technique In Mobile Malware Detection
par: Mas'ud, Mohd Zaki
Publié: (2018)

A hardware architecture of prewitt edge detection
par: Seif, Aramesh
Publié: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
par: Kadiran, Kamaru Adzha
Publié: (2005)

Implementation of instruction decoding logic using hardware and software
par: Su, Chee Siong
Publié: (2010)

High resolution impulse analysing system - hardware and software implementation
par: Kassim, Ahmad Tarmimi
Publié: (2015)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
par: Ooi, Tze Kian
Publié: (2022)

Hybrid artificial neural network-naive bayes classifier for solving imbalanced dataset problems
par: Adam, Asrul
Publié: (2012)

Enhanced mobile malware detection using intersection attributes technique
par: Ismail, Najiahtul Syafiqah
Publié: (2022)

Hardware-based genetic algorithm implementation in field programmable gate arrays
par: Balakrishnan, Sathivellu
Publié: (2012)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
par: Mohd. Sazali, Mohd. Ilyas Sobirin
Publié: (2012)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
par: Hau, Yuan Wen
Publié: (2005)

Stock market classification model using sentiment analysis based on hybrid naive bayes classifiers
par: A. Jabbar Alkubaisi, Ghaith Abdulsattar
Publié: (2019)

Face detection hardware accelerator using C-based high-level synthesis
par: Yeap, Han Chien
Publié: (2018)

Obfuscated computer malware classification based on significant opcode
par: Yu, Chii Heng
Publié: (2022)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
par: Low, Chiau Thian
Publié: (2017)

Enhancement Of Static Code Analysis Malware Detection Framework For Android Category-Based Application
par: Aminordin, Azmi
Publié: (2021)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
par: Paniandi, Arul
Publié: (2006)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
par: Tan, Earn Tzeh
Publié: (2014)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
par: Liew, Tek Yee
Publié: (2011)

Android malware analysis using application permissions
par: Hamadi, Zaid Khalid
Publié: (2015)

Hardware core of pipelined thinning algorithm
par: Noordin, Mohamad Amin
Publié: (2015)

Principal component analysis hardware acceleration
par: Ng, Yee Wei
Publié: (2020)

Hardware acceleration of secure hash algorithm 3
par: Ng, Lai Boon
Publié: (2020)

Multiple classifier for on-line signature verification system
par: Esmaiel, Amjad Ali
Publié: (2009)

Investigating Droidkungfu Android Malware Behaviour Through Static Analysis
par: Najiahtul Syafiqah, Ismail
Publié: (2013)

Detection of surface crack in building structures using 1d local binary pattern (LBP) algorithm and K-NN classifier
par: Siow, Shien Loong
Publié: (2021)

Efficient Hardware Implementation Of Haar Wavelet Transform With Line-Based And Dual-Scan Image Memory Accesses
par: Ahmed Saad, Laila
Publié: (2017)

Hardware acceleration of 2D convolution using systolic array
par: Wong, Xue Yuan
Publié: (2015)

Hardware based accelerator for database query using M-tree
par: Chai, Kah Hieng
Publié: (2018)

Modeling of image processing algorithms for hardware-software co-simulation
par: Isa, Ibrahim
Publié: (2015)

Support vector machine hardware accelerator for tongue colour diagnosis
par: Thiah, Amanda Su Lin
Publié: (2020)