Hardware implementation of naive bayes classifier for malware detection

Naïve bayes classifier is a probabilistic supervised machine learning algorithm, that can be launched on most general-purpose devices to solve wide range of classification problems. However, when it comes to real time applications, the general-purpose devices are limited in term of their computation...

書誌詳細
第一著者:	Al Hussein, Yahya Khaled
フォーマット:	学位論文
言語:	英語
出版事項:	2021
主題:	TK Electrical engineering. Electronics Nuclear engineering
オンライン･アクセス:	http://eprints.utm.my/96903/1/YahyaKhaledMSKE2021.pdf.pdf

類似資料

N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation
著者:: Lee, Ming Yi
出版事項: (2022)

FPGA implementation of naive bayes classifier for network security
著者:: Mohamad Zuki, Ahmad Zulzhafri
出版事項: (2018)

Classification of imbalanced datasets using naive bayes
著者:: Mohd. Sobran, Nur Maisarah
出版事項: (2011)

A mobile malware detection framework based on ensemble classifier of multiple N-Gram opcode probability output
著者:: Anuar, Noor Azleen
出版事項: (2023)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
著者:: Lim, Zhi Qing
出版事項: (2020)

Metamorphic malware detection using machine learning
著者:: Ahmed Ali, Mohammed Hasan Ali
出版事項: (2020)

Implementation of reconfigurable viterbi decoders in hardware
著者:: Noor Batcha, Mohamed Farid
出版事項: (2010)

Hardware accelerator implementation of colour correction algorithm
著者:: Loh, Shu Ting
出版事項: (2020)

Hardware implementation using FPGA for barcode reader
著者:: Marzuki, Ade Syaheda Wani
出版事項: (2008)

An Efficient Sieve Technique In Mobile Malware Detection
著者:: Mas'ud, Mohd Zaki
出版事項: (2018)

A hardware architecture of prewitt edge detection
著者:: Seif, Aramesh
出版事項: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
著者:: Kadiran, Kamaru Adzha
出版事項: (2005)

Implementation of instruction decoding logic using hardware and software
著者:: Su, Chee Siong
出版事項: (2010)

High resolution impulse analysing system - hardware and software implementation
著者:: Kassim, Ahmad Tarmimi
出版事項: (2015)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
著者:: Ooi, Tze Kian
出版事項: (2022)

Hybrid artificial neural network-naive bayes classifier for solving imbalanced dataset problems
著者:: Adam, Asrul
出版事項: (2012)

Enhanced mobile malware detection using intersection attributes technique
著者:: Ismail, Najiahtul Syafiqah
出版事項: (2022)

Hardware-based genetic algorithm implementation in field programmable gate arrays
著者:: Balakrishnan, Sathivellu
出版事項: (2012)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
著者:: Mohd. Sazali, Mohd. Ilyas Sobirin
出版事項: (2012)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
著者:: Hau, Yuan Wen
出版事項: (2005)

Stock market classification model using sentiment analysis based on hybrid naive bayes classifiers
著者:: A. Jabbar Alkubaisi, Ghaith Abdulsattar
出版事項: (2019)

Face detection hardware accelerator using C-based high-level synthesis
著者:: Yeap, Han Chien
出版事項: (2018)

Obfuscated computer malware classification based on significant opcode
著者:: Yu, Chii Heng
出版事項: (2022)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
著者:: Low, Chiau Thian
出版事項: (2017)

Enhancement Of Static Code Analysis Malware Detection Framework For Android Category-Based Application
著者:: Aminordin, Azmi
出版事項: (2021)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
著者:: Paniandi, Arul
出版事項: (2006)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
著者:: Tan, Earn Tzeh
出版事項: (2014)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
著者:: Liew, Tek Yee
出版事項: (2011)

Android malware analysis using application permissions
著者:: Hamadi, Zaid Khalid
出版事項: (2015)

Hardware core of pipelined thinning algorithm
著者:: Noordin, Mohamad Amin
出版事項: (2015)

Principal component analysis hardware acceleration
著者:: Ng, Yee Wei
出版事項: (2020)

Hardware acceleration of secure hash algorithm 3
著者:: Ng, Lai Boon
出版事項: (2020)

Multiple classifier for on-line signature verification system
著者:: Esmaiel, Amjad Ali
出版事項: (2009)

Investigating Droidkungfu Android Malware Behaviour Through Static Analysis
著者:: Najiahtul Syafiqah, Ismail
出版事項: (2013)

Detection of surface crack in building structures using 1d local binary pattern (LBP) algorithm and K-NN classifier
著者:: Siow, Shien Loong
出版事項: (2021)

Efficient Hardware Implementation Of Haar Wavelet Transform With Line-Based And Dual-Scan Image Memory Accesses
著者:: Ahmed Saad, Laila
出版事項: (2017)

Hardware acceleration of 2D convolution using systolic array
著者:: Wong, Xue Yuan
出版事項: (2015)

Hardware based accelerator for database query using M-tree
著者:: Chai, Kah Hieng
出版事項: (2018)

Modeling of image processing algorithms for hardware-software co-simulation
著者:: Isa, Ibrahim
出版事項: (2015)

Support vector machine hardware accelerator for tongue colour diagnosis
著者:: Thiah, Amanda Su Lin
出版事項: (2020)