High-level design and synthesis of VLSI cell placement algorithm
Nowadays, chip manufacturers are concerned with the fast time-to-market of the integrated circuit (IC), therefore fast time cycle from design to manufacturing is essential to achieve this goal. The physical design of Very Large-Scale Integration (VLSI) placement is the process of determining the pos...
| 第一著者: | Yusoff, Othman Hanafi |
|---|---|
| フォーマット: | 学位論文 |
| 言語: | 英語 |
| 出版事項: |
2022
|
| 主題: | |
| オンライン・アクセス: | http://eprints.utm.my/99563/1/OthmanHanafiYusoffMSKE2022.pdf |
類似資料
Wirelength estimation in VLSI cell placement using machine learning techniques
著者:: Cheong, Zheng Quan
出版事項: (2022)
著者:: Cheong, Zheng Quan
出版事項: (2022)
Placement and routing in VLSI design problem using single row routing technique
著者:: Johar, Farhana
出版事項: (2003)
著者:: Johar, Farhana
出版事項: (2003)
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
著者:: Rajah, Avinash
出版事項: (2005)
著者:: Rajah, Avinash
出版事項: (2005)
VLSI design of digital crosspoint switch
著者:: Abdul Rahim, Muhammad Arif
出版事項: (1991)
著者:: Abdul Rahim, Muhammad Arif
出版事項: (1991)
Interconnect delay and routing in nanometer VLSI
著者:: Kuay, Chong Lee
出版事項: (2008)
著者:: Kuay, Chong Lee
出版事項: (2008)
A VLSI computing structure array processor
著者:: Loh, Sun Meng
出版事項: (1993)
著者:: Loh, Sun Meng
出版事項: (1993)
A particle swarm optimization (PSO) for vlsi routing
著者:: Ayob, Mohd. Nasir
出版事項: (2011)
著者:: Ayob, Mohd. Nasir
出版事項: (2011)
Thermal and area optimization for component placement on PCB design using inverse genetic algorithm
著者:: Abubakar, Abubakar Kamal
出版事項: (2015)
著者:: Abubakar, Abubakar Kamal
出版事項: (2015)
CAD Automation Module Based On Cell Moving Algorithm For Incremental Placement Timing Optimization
著者:: Kan, Mei War
出版事項: (2012)
著者:: Kan, Mei War
出版事項: (2012)
High level dataflow network partitioning using stochastic algorithms
著者:: Woo, Yit Weng
出版事項: (2018)
著者:: Woo, Yit Weng
出版事項: (2018)
Face detection hardware accelerator using C-based high-level synthesis
著者:: Yeap, Han Chien
出版事項: (2018)
著者:: Yeap, Han Chien
出版事項: (2018)
VLSI design of sorting algorithm
著者:: Lim, See Leng
出版事項: (2012)
著者:: Lim, See Leng
出版事項: (2012)
Electrode placement based on multiobjective optimization for electrocardiography t-shirt
著者:: Mulyadi, Indra Hardian
出版事項: (2021)
著者:: Mulyadi, Indra Hardian
出版事項: (2021)
Improved gravitational search algorithm for optimal placement and sizing of distributed generation for power quality enhancement
著者:: Daud, Sa'adah
出版事項: (2017)
著者:: Daud, Sa'adah
出版事項: (2017)
Thermal model for electronic components placement on printed circuit board
著者:: Mohd. Abd. Mahi, Anwar
出版事項: (2013)
著者:: Mohd. Abd. Mahi, Anwar
出版事項: (2013)
System-on-chip (SoC) testing using adhoc high-level design for-testability method
著者:: Cheng, Chen Kong
出版事項: (2009)
著者:: Cheng, Chen Kong
出版事項: (2009)
Register-transfer level design of sum of absolute transformed difference for high efficiency video coding
著者:: Heh, Whit Ney
出版事項: (2018)
著者:: Heh, Whit Ney
出版事項: (2018)
Sensor placement optimization for multiple fault detection using bayesian approach
著者:: Davoudifar, Farshad
出版事項: (2013)
著者:: Davoudifar, Farshad
出版事項: (2013)
Automated Placement Of A Transistor Pair For Analogue
著者:: Balakrishnan, Saravanan
出版事項: (2012)
著者:: Balakrishnan, Saravanan
出版事項: (2012)
Web-based English Competency Assessment and Placement System For Faculty Communication and Modern Languages.
著者:: Salem, Amer Salem Ali
出版事項: (2007)
著者:: Salem, Amer Salem Ali
出版事項: (2007)
OPTIMAL NUMBER AND PLACEMENT OF POWER QUALITY MONITORS
FOR MONITORING VOLTAGE SAG IN POWER SYSTEM NETWORKS
著者:: Salim, Fatimah
出版事項: (2016)
著者:: Salim, Fatimah
出版事項: (2016)
Optimal placement and sizing of distributed generation unit by loading margin approach for voltage stability enhancement
著者:: Mamat, Nasirah
出版事項: (2015)
著者:: Mamat, Nasirah
出版事項: (2015)
Harmonic source identification in power distribution system and meter placement using network impedance approach
著者:: Zaidi, Maryam Nabihah
出版事項: (2020)
著者:: Zaidi, Maryam Nabihah
出版事項: (2020)
Optimal distributed generation output and battery switching station placement via ranked evolutionary particle swarm optimization
著者:: Jamian, Jasrul Jamani
出版事項: (2013)
著者:: Jamian, Jasrul Jamani
出版事項: (2013)
Optimal voltage sag monitor placement in power system by analyzing monitor reach area and sag severity index
著者:: Ismail, Roslee
出版事項: (2016)
著者:: Ismail, Roslee
出版事項: (2016)
Design for testability method at register transfer level
著者:: Paraman, Norlina
出版事項: (2016)
著者:: Paraman, Norlina
出版事項: (2016)
Optimal placement of distributed generation in distribution networks for power loss minimization and voltage profile enhancement / Maszairisam bt Ameruddin
著者:: Maszairisam, Ameruddin
出版事項: (2021)
著者:: Maszairisam, Ameruddin
出版事項: (2021)
Design of nonblocking high-density photonic switches
著者:: Mohamed Suliman, Fakher Eldin
出版事項: (2004)
著者:: Mohamed Suliman, Fakher Eldin
出版事項: (2004)
Analysis and design of stream cipher encryption algorithms
著者:: Tuan Mat, Tuan Sabri
出版事項: (1995)
著者:: Tuan Mat, Tuan Sabri
出版事項: (1995)
Target cell coverage aware handover algorithm for ultradense heterogeneous networks
著者:: Kingsley, Dike Obinna
出版事項: (2018)
著者:: Kingsley, Dike Obinna
出版事項: (2018)
High speed – energy efficient successive approximation analog to digital converter using tri-level switching
著者:: Sarafi, Sahar
出版事項: (2015)
著者:: Sarafi, Sahar
出版事項: (2015)
Design and implementation of high speed modem for VHF and UHF band
著者:: Chua, Tiong Chong
出版事項: (2007)
著者:: Chua, Tiong Chong
出版事項: (2007)
Optimal design of passive power filters using genetic algorithm
著者:: Muhammd, Faiz
出版事項: (2015)
著者:: Muhammd, Faiz
出版事項: (2015)
Design and implementation of lightweight encryption algorithm using prince cipher
著者:: Lee, Jiah Chun
出版事項: (2021)
著者:: Lee, Jiah Chun
出版事項: (2021)
The design and verification of malay text to speech synthesis system
著者:: Tan, Tian Swee
出版事項: (2004)
著者:: Tan, Tian Swee
出版事項: (2004)
Design of dual-band matching network for highly efficient power amplifier
著者:: Kirish, Boodhoo
出版事項: (2019)
著者:: Kirish, Boodhoo
出版事項: (2019)
Human epithelial type 2 cell classification based on concatenated features and machine learning algorithms
著者:: Nasseri, Mahsa
出版事項: (2015)
著者:: Nasseri, Mahsa
出版事項: (2015)
Register transfer level design of compression processor core using verilog hardware description language
著者:: Mohd. Sabri, Roslee
出版事項: (2007)
著者:: Mohd. Sabri, Roslee
出版事項: (2007)
Design of a data compression embedded core for high-speed computing applications
著者:: Yeem, Kah Meng
出版事項: (2002)
著者:: Yeem, Kah Meng
出版事項: (2002)
Design of a triggerable high current switch and modelling of a spark gap
著者:: Adzis, Zuraimy
出版事項: (2001)
著者:: Adzis, Zuraimy
出版事項: (2001)
類似資料
-
Wirelength estimation in VLSI cell placement using machine learning techniques
著者:: Cheong, Zheng Quan
出版事項: (2022) -
Placement and routing in VLSI design problem using single row routing technique
著者:: Johar, Farhana
出版事項: (2003) -
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
著者:: Rajah, Avinash
出版事項: (2005) -
VLSI design of digital crosspoint switch
著者:: Abdul Rahim, Muhammad Arif
出版事項: (1991) -
Interconnect delay and routing in nanometer VLSI
著者:: Kuay, Chong Lee
出版事項: (2008)