Hardware acceleration of 2D convolution using systolic array
Also available in printed version
| Main Author: | Wong, Xue Yuan |
|---|---|
| Other Authors: | Mohamed Khalil Mohd. Hani, supervisor |
| Format: | Master's thesis |
| Published: |
Universiti Teknologi Malaysia
2025
|
| Subjects: | |
| Online Access: | https://utmik.utm.my/handle/123456789/102226 |
| Abstract | Abstract here |
Similar Items
Convolution and max pooling layer accelerator for convolutional neural network
by: Jawad Nazar
Published: (2025)
by: Jawad Nazar
Published: (2025)
A hardware accelerator for network processing units
by: Zaim Akmal Muhammad Alang
Published: (2025)
by: Zaim Akmal Muhammad Alang
Published: (2025)
Hardware accelerator implementation of colour correction algorithm
by: Wasi Hyder
Published: (2025)
by: Wasi Hyder
Published: (2025)
Heterogeneous manycore hardware architecture with linear algebra acceleration
by: Ong, Chun Foong
Published: (2025)
by: Ong, Chun Foong
Published: (2025)
1-D and 2-D convolution neural network for bird sound detection
by: Ibrahim Khaleel Burhan Alnaji
Published: (2025)
by: Ibrahim Khaleel Burhan Alnaji
Published: (2025)
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
by: Vishnu Paramasivam
Published: (2025)
by: Vishnu Paramasivam
Published: (2025)
Comparison of 1D VS 2D convolutional neural networks for bird sound detection
by: Tan, Pei Hong
Published: (2025)
by: Tan, Pei Hong
Published: (2025)
2D convolutional neural network for the detection of Asian Koel (Eudynamys Scolopaceus) vocalizations
by: Shu, Shi Hao
Published: (2025)
by: Shu, Shi Hao
Published: (2025)
Stochastic computing system hardware design for convolutional neural networks optimized for accuracy area and energy efficiency
by: Hamdan Usamah Hamdan Abdellatef
Published: (2025)
by: Hamdan Usamah Hamdan Abdellatef
Published: (2025)
Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
by: Jeevan Sirkunan
Published: (2025)
by: Jeevan Sirkunan
Published: (2025)
Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
by: Ooi Tze Kian
Published: (2025)
by: Ooi Tze Kian
Published: (2025)
Improved ensemble average approach for systolic blood pressure estimation
by: Kahuthaman Silvadorai
Published: (2025)
by: Kahuthaman Silvadorai
Published: (2025)
Design of DNA sequence alignment accelerated system using 2-dimensional array and custom instruction on FPGA / Nur Dalilah Ahmad Sabri
by: Ahmad Sabri, Nur Dalilah
Published: (2018)
by: Ahmad Sabri, Nur Dalilah
Published: (2018)
Testing of power electronics systems using hardware in the loop
by: Noor Zalika Kornain
Published: (2025)
by: Noor Zalika Kornain
Published: (2025)
Tongue colour diagnosis system using convolutional neural network
by: Mohammed Hasan Ali Ahmed Ali
Published: (2025)
by: Mohammed Hasan Ali Ahmed Ali
Published: (2025)
Optimization Strategies Of Electrode Arrays Used In Numerical And Field 2D Resistivity Imaging Surveys.
by: Alfouzan, Fouzan Ali
Published: (2008)
by: Alfouzan, Fouzan Ali
Published: (2008)
Accelerated weathering of limestone for CO2 Mitigation
by: Muhammad Zhafri Mohd. Yusof
Published: (2025)
by: Muhammad Zhafri Mohd. Yusof
Published: (2025)
Accelerated histogram of oriented gradients for human detection
by: Siyudi Shafi'i Umar
Published: (2025)
by: Siyudi Shafi'i Umar
Published: (2025)
A vending machine controller using hardware description language and xilinx field programmable gate array
by: Edgar Ramesh Abel
Published: (2025)
by: Edgar Ramesh Abel
Published: (2025)
Fingerprint-fingervein multimodal biometric authentication system in field programmable gate array hardware
by: Moganeshwaran Rajasegaran
Published: (2025)
by: Moganeshwaran Rajasegaran
Published: (2025)
AI-based recycle waste classification using convolutional neural network
by: Chow, Kuan Yan
Published: (2025)
by: Chow, Kuan Yan
Published: (2025)
Accelerated scheme of distance protection with presence of distributed generation
by: Nurliyana Baharum
Published: (2025)
by: Nurliyana Baharum
Published: (2025)
An energy-efficient cnn accelerator on fpga for facemask detection
by: Kh'ng, Alan Kean Chun
Published: (2025)
by: Kh'ng, Alan Kean Chun
Published: (2025)
Malaysian car plate localization using region-based convolutional neural network
by: Tay, Eng Liang
Published: (2025)
by: Tay, Eng Liang
Published: (2025)
Multiple phase flow identification using computational simulation and convolutional neural network
by: Omar Mohammed Shafiq Marei
Published: (2025)
by: Omar Mohammed Shafiq Marei
Published: (2025)
Hardware implementation of naive bayes classifier for malware detection
by: Yahya Khaled Al Hussein
Published: (2025)
by: Yahya Khaled Al Hussein
Published: (2025)
Hardware firewall on NetFPGA with automatic signatures generation
by: Abdullah Abdulhameed Gumaan
Published: (2025)
by: Abdullah Abdulhameed Gumaan
Published: (2025)
An efficient and effective convolutional neural network for visual pattern recognition
by: Liew, Shan Sung
Published: (2025)
by: Liew, Shan Sung
Published: (2025)
Modeling of image processing algorithms for hardware-software co-simulation
by: Ibrahim Isa
Published: (2025)
by: Ibrahim Isa
Published: (2025)
Dataflow actor network Bi-partitioning algorithm for hardware implementation
by: Mohd. Faiz Mohd. Asri
Published: (2025)
by: Mohd. Faiz Mohd. Asri
Published: (2025)
Human re-identification using siamese convolutional neural network on Nvidia Geforce RTX 2060
by: Elavarasan Rajathurai
Published: (2025)
by: Elavarasan Rajathurai
Published: (2025)
Sentiment analysis of informal malay�s tweet using deep learning method (convolutional neural network)
by: Ong, Jun Ying
Published: (2025)
by: Ong, Jun Ying
Published: (2025)
Pulse wave transit time (PWTT) and its relationship with systolic blood pressure (SBP)
by: Noor Bazila Sharifmuddin
Published: (2025)
by: Noor Bazila Sharifmuddin
Published: (2025)
Pulse Wave Transit Time (PWTT) and Its Relationship With Systolic Blood Pressure (SBP)
by: Noor Bazila Sharifmuddin
Published: (2025)
by: Noor Bazila Sharifmuddin
Published: (2025)
Microstrip patch array antenna-optimization
by: Mohd. Subri Abdul Rani
Published: (2025)
by: Mohd. Subri Abdul Rani
Published: (2025)
Electrical array reconfiguration in photovoltaic system
by: Kee, Miao Xian
Published: (2025)
by: Kee, Miao Xian
Published: (2025)
Performance between various Convolutional Neural Network (CNN) on crowd detection and classification
by: Yap, Liang Jun
Published: (2025)
by: Yap, Liang Jun
Published: (2025)
Fraud detection of power meter reading using image matching with inception v3 convolutional neural network
by: Quah, Poey Poey
Published: (2025)
by: Quah, Poey Poey
Published: (2025)
Hardware design of the inverse discrete cosine transform for high efficiency video coding
by: Ng, Yan Duan
Published: (2025)
by: Ng, Yan Duan
Published: (2025)
Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
by: Ong, Elaine Ei Ling
Published: (2025)
by: Ong, Elaine Ei Ling
Published: (2025)
Similar Items
-
Convolution and max pooling layer accelerator for convolutional neural network
by: Jawad Nazar
Published: (2025) -
A hardware accelerator for network processing units
by: Zaim Akmal Muhammad Alang
Published: (2025) -
Hardware accelerator implementation of colour correction algorithm
by: Wasi Hyder
Published: (2025) -
Heterogeneous manycore hardware architecture with linear algebra acceleration
by: Ong, Chun Foong
Published: (2025) -
1-D and 2-D convolution neural network for bird sound detection
by: Ibrahim Khaleel Burhan Alnaji
Published: (2025)