N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation
Not available
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Master's thesis |
| Language: | English |
| Published: |
Universiti Teknologi Malaysia
2025
|
| Subjects: | |
| Online Access: | https://utmik.utm.my/handle/123456789/40856 |
| Abstract | Abstract here |
| _version_ | 1854934099834175488 |
|---|---|
| author | Lee, Ming Yi |
| author2 | Ismahani Ismail, supervisor |
| author_facet | Ismahani Ismail, supervisor Lee, Ming Yi |
| author_sort | Lee, Ming Yi |
| description | Not available |
| format | Master's thesis |
| id | utm-123456789-40856 |
| institution | Universiti Teknologi Malaysia |
| language | English |
| publishDate | 2025 |
| publisher | Universiti Teknologi Malaysia |
| record_format | dspace |
| record_pdf | Abstract |
| spelling | utm-123456789-408562025-08-20T21:44:01Z N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation Lee, Ming Yi Ismahani Ismail, supervisor Electrical engineering Not available Nowadays malicious software, or commonly known as malwares, play a very critical role in almost every network intrusion attack that attempts to harm the connected devices. Thus, installing malware detection systems to protect the network environment has become even more imperative. Naïve Bayes classifier is a probabilistic supervised machine learning algorithm that can be launched on most general-purpose devices to solve a wide range of classification problems, including malware detection. Apart from the classifier, a good feature extractor is important to improve the performance and reliability of the classifier model. However, when it comes to real time applications, the general-purpose devices are limited in terms of their computational throughput. Therefore, the aim of this project is to implement n-gram feature extractor and Naïve Bayes classifier on hardware environments. To improve the throughput and latency of the malware detection, parallel processing capability of field-programmable gate array (FPGA) has been exploited whereby multiple processing units have been designed for the inference module to be implemented on the hardware. Besides, the inference module is designed to be pipelined with six stages. Other than that, hardware-friendly algorithms which have implemented base 2 logarithm transformation and floating-point to fixed-point conversion are used in this study. From the result, both software and hardware designs have obtained similar accuracy of 99.18% on the test dataset. Besides, it is found out that the higher number of parallel processing units, n in this design leads to higher throughput, resource utilization, power consumption, and energy efficiency for malware detection. Hardware design with n = 62 is the optimal design in this project, as it has achieved the highest value of throughput and energy efficiency at the same time. fahmimoksen UTM 68 p. Thesis (Master of Engineering (Computer and Microelectronic Systems)) - Universiti Teknologi Malaysia, 2022 2025-03-06T10:10:05Z 2025-03-06T10:10:05Z 2022 Master's thesis https://utmik.utm.my/handle/123456789/40856 vital:150031 valet-20230112-090115 ENG Closed Access UTM Complete Unpublished Completion application/pdf Universiti Teknologi Malaysia |
| spellingShingle | Electrical engineering Lee, Ming Yi N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| thesis_level |
Master
|
| title | N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| title_full | N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| title_fullStr | N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| title_full_unstemmed | N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| title_short | N-gram feature extraction and naïve bayes classifier formalware detection using FPGA implementation |
| title_sort | n gram feature extraction and naive bayes classifier formalware detection using fpga implementation |
| topic | Electrical engineering |
| url | https://utmik.utm.my/handle/123456789/40856 |
| work_keys_str_mv | AT leemingyi ngramfeatureextractionandnaivebayesclassifierformalwaredetectionusingfpgaimplementation |