A built-in self-testable bit-slice processor / Ibrahim Abubakr M.

書誌詳細
第一著者:	Abubakr M., Ibrahim
フォーマット:	学位論文
出版事項:	1995
主題:	TK Electrical engineering. Electronics Nuclear engineering

類似資料

Verilog design of input/output processor with built-in-self-test
著者:: Goh, Keng Hoo
出版事項: (2007)

Multi-core 16-bit CPUs for PLC processor
著者:: Gan, Chi Qian
出版事項: (2022)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
著者:: Ang, Kim Chuan
出版事項: (2010)

Design for testability method at register transfer level
著者:: Paraman, Norlina
出版事項: (2016)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
著者:: Marsono, Muhammad Nadzir
出版事項: (2001)

Verilog design of a 256-bit AES crypto processor core
著者:: Lai, Yit Pin
出版事項: (2007)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
著者:: Abdul Rahman, Abdul Aziz
出版事項: (2003)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
著者:: Cheng, Chen Kong
出版事項: (2009)

A parallel built-in self-test design for photon counting array
著者:: Png, Ricky Keh Jing
出版事項: (2022)

Modified pattern generator of built-in self test for sequential circuits with reduced test time
著者:: Muhamad Amin, Muhamad Ridzuan Radin
出版事項: (2011)

Spectrum slicing of a broadband light source
著者:: Mohamed Shabeer, Mohamed Shabeer
出版事項: (2006)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
著者:: CH’NG , MING ZONG
出版事項: (2017)

The role of playground games in the syntactic development in Sudanese children / Abubakr Abdalgadir Mohammed Abdalla
著者:: Mohammed Abdalla, Abubakr Abdalgadir
出版事項: (2012)

ARM processor emulator
著者:: Mohd. Hashim, Mohamad Hasruzairin
出版事項: (2015)

An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
著者:: Ng, Kok Heng
出版事項: (2022)

Implementation of barrel shifter and multiplier for the DLX processor
著者:: Goh, Teng Sun
出版事項: (2008)

Implementation of embedded in-circuit emulator for DLX processor
著者:: Bee Wooi, Khaw
出版事項: (2008)

A VLSI computing structure array processor
著者:: Loh, Sun Meng
出版事項: (1993)

Stream processor architecture – streaming memory system
著者:: Ngo, Wai Loon
出版事項: (2015)

Development of a new arm processor evaluation board
著者:: Murugesu, Ganesan V.
出版事項: (2009)

Design of the streaming processor architecture for microkernel controller and ALU
著者:: Anuar, Nuhairi
出版事項: (2015)

Instruction set simulator development for altera NIOS 2 processor
著者:: Teh, Fu Sun Ivan
出版事項: (2008)

An FPGA implementation of RSA processor core for public-key cryptosystem
著者:: Tan, Siang Lin
出版事項: (2001)

Block-based neural network mapping on graphics processor unit
著者:: Ong, Chin Tong
出版事項: (2015)

The use of convolutional coding to reduce bit error rate in CDMA
著者:: Mohamad Noor, Norhayati
出版事項: (2001)

Fast fourier transform module for implementation in Nios II embedded processor
著者:: Ahmed, Hisham Azhari
出版事項: (2008)

RTL design of SHA-512 processor core for secure message hashing
著者:: Chua, Lee Ping
出版事項: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
著者:: Hew, Kean Yung
出版事項: (2008)

FPGA-based design of a math co-processor for the Amir CPU
著者:: Tan, Arthur Foo Yen
出版事項: (2020)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
著者:: Chew, Yen Wen
出版事項: (2015)

Low cost loosely coupled parallel processing system using standard processor
著者:: Awang Ahmad, Zahari
出版事項: (2009)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
著者:: Rajah, Avinash
出版事項: (2005)

Design of a lan interfacing module for a softcore processor AMIR CPU
著者:: Lim, Hui Teng
出版事項: (2020)

The RTL design of 32-bit RISC processor using verilog HDL
著者:: Manab, Hafizul Hasni
出版事項: (2012)

Bit error rate performance analysis for next generation mobile communication systems
著者:: Ahmed, Alaaeldin Bashir
出版事項: (2008)

Bit error performance of multicarrier DPSK modulation for Rayleigh fading radio channels
著者:: Er , Yong Hwa
出版事項: (2004)

Design and construction of GMSK bit error rate measurement system for PCN applications
著者:: Syed Yusof, Sharifah Kamilah
出版事項: (1994)

VHDL modelling and asic design of a shortest-path processor core for network routing
著者:: Teoh, Giap Seng
出版事項: (2003)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
著者:: Noor Azam, Ahmad Faiz
出版事項: (2015)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
著者:: Ismail, Mohd. Izuan
出版事項: (2006)

Cannot write session to /tmp/vufind_sessions/sess_m71deom06qvat172t12cmvcv8f