The Development Of A Capacitive Parasitic Element Extraction And Estimation Methodology To Improve Design Cycle
In the chip industry today, the key goals of a chip development organization is to develop and market chips within a short timeframe to gain foothold on market share. Despite this requirement, chip design and manufacturing are increasing in level of complexity due to advancement in process tec...
| मुख्य लेखक: | |
|---|---|
| स्वरूप: | थीसिस |
| भाषा: | अंग्रेज़ी |
| प्रकाशित: |
2013
|
| विषय: | |
| ऑनलाइन पहुंच: | http://eprints.usm.my/44002/ |