Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors

The recent technology in the world of microprocessor is blended with complex chips that incorporate multiple processors dedicated for specific computational needs. Therefore, in any shared memory system, an arbitration technique plays an important role to allocate access to the shared resource...

Description complète

Détails bibliographiques
Auteur principal:	Akhtar, Mohammad Nishat
Format:	Thèse
Langue:	anglais
Publié:	2013
Sujets:	TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Accès en ligne:	http://eprints.usm.my/45133/

Documents similaires

FPGA-based design of a math co-processor for the Amir CPU
par: Tan, Arthur Foo Yen
Publié: (2020)

Design of a lan interfacing module for a softcore processor AMIR CPU
par: Lim, Hui Teng
Publié: (2020)

Reliability modeling of dynamic thermal management in multicore processor
par: Pour, Somayeh Rahimi
Publié: (2018)

Scalable multicore design for test interface design
par: Chong, Shi Hou
Publié: (2007)

Heat transfer simulation of CPU with respect to heat geometry components / Wan Fathiah Abdul Mulok
par: Abdul Mulok, Wan Fathiah
Publié: (2009)

Maximum Power Point Tracking Using Llc Resonant Converter For Pv Power Systems
par: Tan, Adrian Soon Theam
Publié: (2016)

Instruction set simulator development for altera NIOS 2 processor
par: Teh, Fu Sun Ivan
Publié: (2008)

Cpu Usage Pattern Discovery Using Suffix Tree For Computational Resource Advisory System
par: Ooi, Boon Yaik
Publié: (2006)

An Intelligent Classification System For Aggregate Based On Image Processing And Neural Network
par: Al-Batah, Mohammad Subhi Mohammad
Publié: (2009)

Design And Simulation Of High Linearity And Stability Operational Amplifier Circuitry For Amperometric Sensor
par: Shin Shin, Angie Lee
Publié: (2017)

GCC toolchain's c compiler wrapper for the Amir CPU assembly language
par: Ee, Eline Bee Ling
Publié: (2020)

Design of the streaming processor architecture for microkernel controller and ALU
par: Anuar, Nuhairi
Publié: (2015)

A simulation of multiple peaks maximum power point tracking for photovoltaic system
par: Kamarzaman, Nur Atharah
Publié: (2013)

Verilog design of input/output processor with built-in-self-test
par: Goh, Keng Hoo
Publié: (2007)

A Hybrid Intelligent System For Data Analysis And Visualization.
par: Wang, Shir Li
Publié: (2007)

Automated Intelligent Real-Time System For Aggregate Classification
par: Md Sani, Zamani
Publié: (2009)

Development Of Intelligent Classifier And Estimator For Tualang Honey Purity
par: Subari, Norazian
Publié: (2014)

Program control instruction class of x86 instruction set architecture compatible CPU
par: Ng, Teik Huat
Publié: (2014)

Design And Simulation Of Cmos-Based Bandgap Reference Voltage With Compensation Circuit Using 0.18 Μm Process Technology
par: Chan, Mun kit
Publié: (2017)

Modified adaptive perturb and observe maximum power point tracking algorithm for higher effiency in photovoltaic system
par: Ahmed, Jubaer
Publié: (2016)

Fuzzy Model-Reference Adaptive Control Method For An Underwater Robotic Manipulator
par: Suboh, Surina Mat
Publié: (2010)

Wavefront Longest Common Subsequence Algorithm On Multicore And Gpgpu Platform.
par: Shehabat, Bilal Mahmoud
Publié: (2010)

ARM processor emulator
par: Mohd. Hashim, Mohamad Hasruzairin
Publié: (2015)

RTL design of SHA-512 processor core for secure message hashing
par: Chua, Lee Ping
Publié: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
par: Hew, Kean Yung
Publié: (2008)

Intelligent Thermal Condition Monitoring Of Electrical Equipment Using Infrared Thermography
par: Huda, A. S. Nazmul
Publié: (2013)

Design of Asynchronous Processor
par: Puah, Wei Boo
Publié: (2001)

Adaptive Model-Free Control And Localization For Single-Agent And Multi-Agent Nonlinear Dynamic Systems
par: Safaei, Ali
Publié: (2019)

Improvement Of Quantized Adaptive Switching Median Filter For Impulse Noise Reduction In Grayscale Digital Image
par: Abdalameer, Ahmed Khaldoon
Publié: (2017)

Intelligent Color Vision System For Ripeness Classification Of Oil Palm Fresh Fruit Bunch
par: Fadilah, Norasyikin
Publié: (2015)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
par: Marsono, Muhammad Nadzir
Publié: (2001)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
par: Rajah, Avinash
Publié: (2005)

An approach to modelling and simulating multithreaded schedulers for divide and conquer problems on multicore architecture / Alaa Mohammed Ali Wadi Al-Obaidi
par: Alaa Mohammed, Ali Wadi Al-Obaidi
Publié: (2016)

Verilog design of a 256-bit AES crypto processor core
par: Lai, Yit Pin
Publié: (2007)

Trajectory Analysis Of Ball Based On Image Processing And Simulation
par: Anthony Louis, Stephanie
Publié: (2017)

CPU availability predictor and machine recommender for a desktop grid
par: Shafazand, Mohammad Yaser
Publié: (2014)

VHDL modelling and asic design of a shortest-path processor core for network routing
par: Teoh, Giap Seng
Publié: (2003)

Simulation And Hardware Development Of PM Brushless Dc Motor Drives
par: Satar, Mohamad Nasrul Abdul
Publié: (2011)

Implementation of New Improved Round Robin (NIRR) CPU scheduling algorithm using discrete event simulation
par: Chang, Jan Voon
Publié: (2015)

Development Of Intelligent Gas-Oil Flow Process Interpreter Based On Generic Primary Electrode Of Electrical Capacitance Tomography Sensor
par: Mokhtar, Khursiah Zainal
Publié: (2013)