Accelerated Verilog Simulator Using Application Specific Microprocessor
Logic simulation is an important step in Very Large Scale Integration (VLSI) IC development. Advancement in Hardware Description Language (HDL) has made Verilog a widely adopted language used to model digital circuit and verification test bench. Electronic Design Automation (EDA) vendor provides...
| Auteur principal: | |
|---|---|
| Format: | Thèse |
| Langue: | anglais |
| Publié: |
2017
|
| Sujets: | |
| Accès en ligne: | http://eprints.usm.my/45788/ |