Accelerated Verilog Simulator Using Application Specific Microprocessor

Logic simulation is an important step in Very Large Scale Integration (VLSI) IC development. Advancement in Hardware Description Language (HDL) has made Verilog a widely adopted language used to model digital circuit and verification test bench. Electronic Design Automation (EDA) vendor provides...

Description complète

Détails bibliographiques
Auteur principal:	Tan Tze Sin, Tze Sin
Format:	Thèse
Langue:	anglais
Publié:	2017
Sujets:	T Technology TK Electrical Engineering. Electronics. Nuclear Engineering
Accès en ligne:	http://eprints.usm.my/45788/

Documents similaires

Application of advanced microprocessor in modern agriculture
par: Sahib, Thaeer Mueen
Publié: (2015)

Modeling and simulation of graphene three branch junction using verilog-A
par: Chin, Ee Mei
Publié: (2015)

Verilog modelling of Modbus TCP at 100 mbps
par: Tan, Zhe Jie
Publié: (2022)

ARM microprocessor software based emulator
par: Gathan, Sunil Shashikant
Publié: (2013)

Verilog design of input/output processor with built-in-self-test
par: Goh, Keng Hoo
Publié: (2007)

Verilog design of bist on AES256 processor core with FPGA implementation
par: Hew, Kean Yung
Publié: (2008)

Register transfer level design of compression processor core using verilog hardware description language
par: Mohd. Sabri, Roslee
Publié: (2007)

Microprocessor Solder Bump Bridging Defects Screening Strategy In Manufacturing Test Flow
par: Loo , Kean Ann
Publié: (2017)

Numerical simulation magnetohydrodynamic accelerator with nonequilibrium air plasma
par: Qazi , Hummad Habib
Publié: (2010)

VHDL implementation of pipelined DLX microprocessor
par: Anthony, Ignatius Edmond
Publié: (2008)

Verilog design of a 256-bit AES crypto processor core
par: Lai, Yit Pin
Publié: (2007)

Magnetohydrodynamic accelerator with equilibrium plasma
par: Sukarsan, Sukarsan
Publié: (2009)

Magnetohydrodynamic accelerator with equilibrium plasma
par: Sukarsan, Sukarsan
Publié: (2010)

Field-programmable gate array based fog analytic node architecture with reconfigurable application plane
par: Tan, Tze Hon
Publié: (2022)

Hardware acceleration of 2D convolution using systolic array
par: Wong, Xue Yuan
Publié: (2015)

Hardware based accelerator for database query using M-tree
par: Chai, Kah Hieng
Publié: (2018)

Principal component analysis hardware acceleration
par: Ng, Yee Wei
Publié: (2020)

Hardware acceleration of secure hash algorithm 3
par: Ng, Lai Boon
Publié: (2020)

Hardware accelerator implementation of colour correction algorithm
par: Loh, Shu Ting
Publié: (2020)

Power efficient blockchain miner accelerator design
par: Lim, Calvin
Publié: (2022)

Face detection hardware accelerator using C-based high-level synthesis
par: Yeap, Han Chien
Publié: (2018)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
par: Lim, Zhi Qing
Publié: (2020)

Support vector machine hardware accelerator for tongue colour diagnosis
par: Thiah, Amanda Su Lin
Publié: (2020)

Convolution and max pooling layer accelerator for convolutional neural network
par: Goh, Jinn Chyn
Publié: (2020)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
par: Chew, Yen Wen
Publié: (2015)

Fpga-Based Accelerator for The Generation of Pseudo-Amino Acid Composition
par: Ching, Chee Chow
Publié: (2015)

Remote dynamically reconfigurable network processing middlebox
par: Tan, Tze Ho
Publié: (2015)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
par: Paramasivam, Vishnu
Publié: (2009)

Classification of abnormal crowd behavior using image processing and state machines
par: Ng, Tze Jia
Publié: (2015)

Enhancement Of Methodology And Definition For Serial Protocol Electrical Specification Compatibility For Non-Compliant Fpga
par: Tan , Shwu Fei
Publié: (2014)

Accelerated Thermal Ageing Effect On Insulating Paper Impregnated With Natural Ester Oil For Power Transformer
par: Muhammad Ridzuan., Nur Lidiya
Publié: (2020)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
par: Mohammed, Mohammed Isam Eldin Hassan
Publié: (2020)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
par: Liew, Tek Yee
Publié: (2011)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
par: Ch'ng, Heng Sun
Publié: (2007)

Opposition- based simulated kalman filters and their application in system identification
par: Kamil Zakwan, Mohd Azmi
Publié: (2017)

Simulation and optimization of ethanol autothermal reformer for fuel cell applications
par: Adam, Muhamad Syafiq
Publié: (2006)

Simulation of soa gain characteristics for application in advance optical communication
par: Johni, Riyam Alaa
Publié: (2014)

Comparative study on dielectric performance between vegetable-based and mineral-based oil under accelerated thermal ageing and loaded distribution transformer
par: Mohd.Taib, Mohd. Fikri Hilmi
Publié: (2018)

Complementary metal oxide semiconductor electrocardiogram amplifier for low power wearable cardiac screening
par: Ow, Tze Weng
Publié: (2016)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
par: Ooi, Tze Kian
Publié: (2022)

Cannot write session to /tmp/vufind_sessions/sess_hlvrohdtsau640uoa4n7mrimk4