Text this: VLSI Implementation Of A Systolic Array Viterbi Decoder