The Design Of High-Speed Cmos Pipelined Adc And Hybrid Dac For Wireless Communication
The increasing data rates required by cutting-edge wireless communication systems have intensified the demand for high-speed adcs and dacs. Therefore, this research presents an innovative 16-bit 400 ms/s pipelined adc and hybrid dac, designed using the 65 nm cmos process and a supply voltage of 1 v....
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2024
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/63589/ |
| Abstract | Abstract here |