Functional test generation using micro operation fault model

As semiconductor technology advances further into nanometer regime, integrated circuit testing and validation continues to play a very important role to ensure high quality product. Conventionally, test patterns are generated from a gate level netlist using test generation tool. However, as the digi...

Full description

Bibliographic Details

Main Author:	Ong, Hui Yien
Format:	Thesis
Language:	English
Published:	2011
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/33347/1/OngHuiYienMFKE2011.pdf