Object-oriented test pattern generator and logic simulator for combinational circuits

類似資料

• An object-oriented digital circuit simulator
  著者:: Khairuddin, Alawidin
  出版事項: (1993)
• Modified pattern generator of built-in self test for sequential circuits with reduced test time
  著者:: Muhamad Amin, Muhamad Ridzuan Radin
  出版事項: (2011)
• Scalable diversified antirandom test pattern generation with improved fault coverage for black-box circuit testing
  著者:: Alamgir, Arbab
  出版事項: (2022)
• Simulation of in-memory logic circuit based on probabilistic memristor using LTSPICE
  著者:: Ng, Yuh Chyn
  出版事項: (2022)
• CNFET-based design ternary logic design and arithmetic circuit simulation using HSPICE
  著者:: Ee, Poey Guan
  出版事項: (2015)