Random power supply as a test vector to expose soft defects in CMOS digital circuits

類似資料

• Analysis on layout dependent defects of CMOS digital circuit
  著者:: Mat Safri, Norlaili
  出版事項: (1999)
• Low power cmos potentiometric circuit design for label-free DNA detection
  著者:: Khalid, Muhammad Harris
  出版事項: (2019)
• Test vectors reductoin for integrated circuit testing using horizontal hamming distance
  著者:: Alamgir, Arbab
  出版事項: (2016)
• Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory
  著者:: Arshad, Norsuhaidah
  出版事項: (2016)
• Development of Test Procedure For CMOS Operational Amplifier Application Circuits
  著者:: Abdul Halin, Izhal
  出版事項: (2002)