High-level design and synthesis of VLSI cell placement algorithm
Nowadays, chip manufacturers are concerned with the fast time-to-market of the integrated circuit (IC), therefore fast time cycle from design to manufacturing is essential to achieve this goal. The physical design of Very Large-Scale Integration (VLSI) placement is the process of determining the pos...
| Auteur principal: | |
|---|---|
| Format: | Thèse |
| Langue: | anglais |
| Publié: |
2022
|
| Sujets: | |
| Accès en ligne: | http://eprints.utm.my/99563/1/OthmanHanafiYusoffMSKE2022.pdf |