Enhancing SRAM performance of common gate FinFET by using controllable independent double gate

類似資料

• Optimization of process parameter variation in double-gate FinFET model using various statistical methods
  著者:: Roslan, Ameer Farhan
  出版事項: (2022)
• FinFet-based 6-T SRAM circuit modeling and RC delay analysis using hspice
  著者:: Lim, Wei
  出版事項: (2025)
• FinFET based design of XOR and XNOR using HSPICE
  著者:: Cheah, Hui Fuen
  出版事項: (2025)
• Optimal channel dimensions and temperature characteristics of SI-FinFET transistor
  著者:: Yousif, Yousif Atalla
  出版事項: (2019)
• Study of Time-Dependent Dielectric Breakdown (TDDB) in 15MM junctionless FinFET
  著者:: Chng, Sze Lyn
  出版事項: (2025)