Rekabentuk VLSI bagi litar pendarab voltan rendah 8-bit

Migration record. Kindly check the attachment for the abstract

Bibliographic Details
Main Author:	ALIYA BINTI ABDUL RAHMAN
Other Authors:	Migration record. Kindly check the attachment for the supervisor's name.
Format:	Bachelor thesis
Language:	Malay
Published:	Universiti Teknologi Malaysia 2025
Subjects:	Integrated circuits > Very large scale integration
Online Access:	https://utmik.utm.my/handle/123456789/176552
Abstract	Abstract here

Internet