Signal interpreted petri net modeling for ic design development of a sequential circuit on fpga

Not available

Bibliographic Details
Main Author:	Wong, Chain Hui
Other Authors:	Zulfakar Aspar, supervisor
Format:	Master's thesis
Language:	English
Published:	Universiti Teknologi Malaysia 2025
Subjects:	Electrical engineering
Online Access:	https://utmik.utm.my/handle/123456789/40865
Abstract	Abstract here

Internet