16 bit counter data acquisition implementation with high speed adder design using verilog

Also available in printed version

Bibliographic Details
Main Author:	Nimesh Kumar Rajendra Kumar
Format:	Dissertation
Language:	English
Published:	Universiti Teknologi Malaysia 2025
Subjects:	Electrical engineering
Online Access:	https://utmik.utm.my/handle/123456789/54065
Abstract	Abstract here

Internet